12	1	_							REVIS	IONS			-				-	~		
N N	_5YN	DATE	CX	SHT						DE	SCRIP	TION						87	CH	APP
SPEC					•	June :	24, 1	985												
S						3h)		00608	33	01	!				-				
						60	83				6	匚								
						PREL	IMIN	IARY	CUSTO					CIFICAT	ION					
										28C		-	1719							
										<u>6</u>	<u>4 K</u>		\	- a						
					C	si Si	l	100	7 De 1	, ⁶⁶ ,	<(8	k×8	$(x) \in \mathcal{E}$	EPRO,		,3-	Stn 4			
														•						
	* 1	•	ı	• •														•	j	l
	SHEE	Ť	1-1	ī		ī	-1-			T	T			1	7	<u> </u>		·	I -	
	LAST	REV					工													
	8HE	T T		T		<u> </u>	T		<u> </u>	Ī	1				T					
	148	REV									1									
	RSED	ION LE	BT				INK	G		AL	MI	CRO	FLECT	RONIC	* 01		الم			
		ED BY				_	PITLE	CPS		(8K×8)				28CP64			-	DULE		
-	_	WRITT	es I		OVED			'								SHEET	<u> </u>	OF		
87		R. He			7450											SPEC.		<u> </u>	hi	⊽
DAT		7-2-8															10167	7	7.4	2

FORM 1E104 (3/81)

28CP64 64K (8Kx8) CHOS ELECTRICALLY ERASABLE PROM

Features

- 5 Volt Only Operation
- High Performance/Reliability Double Metal CMOS Technology
- Automatic Write Operation
 - Internal Control Timer
 - Auto-Clear Before Write Operation
- Ready/BUSY (Open Drain)
- Data Polling
- Electronic Signature
 - Device Identification
 - Tracking
- On-Chip Address and Data Latches
- 32 Byte Auto Page Mode
 - 1 to 32 Byte Page Load
 - Self-Timed Page Store
 - Auto-Clear before Write
- Low Power
 - 100uA Standby
 - 30mA Active
- Enhanced/Timed Data Protection Circuitry
- Data Retention > 10 years
- Full Military & Extended Temperature Ranges

0° to 70°C Commercial


-40° to 85°C Industrial

-55° to 125°C Military


- High Endurance 10⁵ Erase/Write Cycles per Byte
- Extremely Fast 1mSec Byte Write Time
- Fast Read Access Time
 - 2BCP64 05 50nS max
 - 28CP64 10 100nS max
 - 28CP64 15 150nS max
- Chip Clear Operation
- JEDEC Approved Byte-Wide Pin Out

A A 12	ADDRESSES
CE	CHIP ENABLE
ŌĒ	OUTPUT ENABLE
VE	WRITE ENABLE
1/0,-1/0,	DATA INPUTS/DUTPUTS
RDY/BUSY	READY/BUSY

PIN NAMES



PIN CONFIGURATION



GENERAL INSTRUMENT

MICROELECTRONICS GROUP

 SPEC. NO.
 10167

 SHEET
 2

REV A

Description

The General Instrument 28CP64 is a low-power, high-performance 8,192x8 bit non-volatile Electrically Erasable and Programmable Read Only Memory with popular, easy to use features. The device is manufactured with General Instrument's advanced and reliable non-volatile CMOS technology.

The 28CP64 is accessed like a static RAM for the read or write cycles without the need of external components. During a "byte write," the address and data are latched internally, freeing the microprocessor address and data bus for other operations. Following the initiation of a write cycle, the device will go to a busy state and automatically clear and write the latched data using an internal control timer within 100uSec (<.05sec required for entire chip). A new access for a read or write cycle can begin when the RDY signal is asserted. This condition can also be tested by DAYA polling of output 07.

A page-mode, write feature allows 1 to 32 bytes of data to be written in an single-write cycle.

The 28CP64 operates from a single 5V supply and is packaged in a standard JEDEC-approved 28-pin package. All necessary programming voltages are internally generated and timed.

The CMOS technology offers fast access times of 50nS (28CP64-05) at low power dissipation of 50mA. When the chip is deselected, the standby curent is less than 100uA.

The 28CP64's fast memory access time allows for direct polling with microprocessors without waiting. This feature enables the EEPROM to act as a ROM.



DEVICE OPERATION

The General Instrument 28CP64 has four basic modes of operation as outlined in the following table.

MODE	CE (20)	0E (22)	WE (27)	I/0 (11-13,15-1	Rdy/Busy 9) (1) Note 1
READ	L	L	Н	Dout	Н
STANDBY	Н	X	X	High Z	Н
WRITE INHIBIT	Н	X	X	High Z	н
WRITE INHIBIT	X	1 н 1	x I	•	Н Н
WRITE INHIBIT	X	x	н(-	Н
BYTE WRITE	L	н	L	Din	L
BYTE ERASE	A	utomatio	. Be f	ore Each	"Write"

Note 1: Open Drain Output

READ MODE

The 28CP64 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable ($\overline{\text{CE}}$) is the power control and should be used for device selection. Output Enable ($\overline{\text{OE}}$) is the output control and is used to gate data to the output pins independent of device selection. Assuming that addresses are stable, address access time (tACC) is equal to the delay from $\overline{\text{CE}}$ to output (tCE). Data is available at the outputs tOE after the falling edge of $\overline{\text{OE}}$, assuming that $\overline{\text{CE}}$ has been low and addresses have been stable for at least tACC-tOE.

STANDBY MODE

The 28CP64 has a standby mode which reduces the active power dissipation by 300 percent, from 150mW to 1/2mW (values for 0 to 70°C). The 28CP64 is placed in the standby mode by applying a TTL high signal to the $\overline{\text{CE}}$ input. When in the standby mode, the outputs are in a high impedance state, independent of the $\overline{\text{DE}}$ input.

DATA PROTECTION

In order to insure data integrity, especially during critical power up and power down transitions, the following enhanced data protection circuits are incorporated.

An internal VCC detect (3.8 volts typical) will inhibit the initiation of a non-volatile programming operation when VCC is less than the VCC detect circuit trip. In addition, on power up an internal timer (1mSec) will inhibit the recognition of any program operation. During this period, all normal read functions will be operational. After both the VCC detection and the internal timer have expired, normal programming operation may be exercised.

There is a $\overline{\text{WE}}$ lockout circuit that prevents $\overline{\text{WE}}$ pulses of less that 20nS duration from initiating a write cycle.

Holding $\overline{\text{WE}}$ or $\overline{\text{CE}}$ high, or $\overline{\text{OE}}$ low, inhibits a write cycle during power-on and power-off (VCC).

GENERAL	MICROEL ECTRONICS GROUP	SPEC. NO.	10167	REV
INSTRUMENT	MICROELECTRONICS GROUP	SHEET	4	Α

WRITE MODE

The 28CP64 has a write cycle that is similar to that of a Static RAM. The write cycle is completely self-timed and initiated by a low going pulse on the WE pin. On the falling edge of WE, the address information is latched. On the rising edge, the data and the control pins ($\overline{\text{CE}}$ and $\overline{\text{OE}}$) are latched. The Ready/Busy pin (pin 1) goes to a logic low level indicating that the 28CP64 is in a write cycle which signals the microprocessor host that the system bus is free for other activity. When Ready/Busy goes back to a high, the 28CP64 has completed writing and is ready to accept another cycle.

AUTOMATIC PAGE WRITE

The Page Write feature of the 28CP64 allows 1 to 32 bytes of data to be written into the E^2 Prom in a single write cycle. Following a byte write signal to the E^2 Prom, the user has 100uSec to write 0 to 31 additional bytes of data into the E^2 Prom providing that the byte addresses are on the same 32 byte page in memory. A page is defined by address A5 thru A12 (held constant). The 1 to 32 bytes to be written must be loaded within the first 100uSec after initiating the write of the first byte. All subsequent writes during the page load cycle must go into the same page (Address A5 thru A12) as the first byte. The bytes may be written in any order.

DATA POLLING

The 28CP64 features Data Polling to signal the completion of a byte or page write cycle. During a write cycle, an attempted read of the last byte written results in the data compliment of that byte at I/O7. After completion of the write cycle, true data is available. Data polling allows a simple read/compare operation to determine the status of the chip eliminating the need for external hardware.

OPTIONAL CHIP ERASE (Write)

All data may be written to "1"'s (erased) in a chip erase cycle by raising $\overline{\text{DE}}$ to 12 volts and bringing the $\overline{\text{WE}}$ low.

All "O"'s condition may be obtained by raising both \overline{CE} and \overline{OE} to 12 volts and then bringing \overline{WE} low.

RETENTION/ENDURANCE

Read retention for data written into the 28CP64 is greater than 10 years, with up to 10^5 write cycles. There is no limit to the number of times data may be read.

PRODUCT AVAILABILITY BY TEMPERATURE RANGE

Temperature Range	28CP64-05	28CP64-10	28CP64-15
0°C - +70°C			1
-40°C - +85°C	Note 1	/	
-55°C - +125°C		/	1

Note 1: Tacc max 75nS

GENERAL	MICROELECTRONICS GROUP	SPEC. NO.	10167	REV
INSTRUMENT		SHEET	5	Α

Absolute Maximum Ratings*

Temperature Under Bias -10°C to +80°C Storage Temperature -65°C to +125°C All Input Voltages with Respect to Ground +6.25V to -0.6V All Output Voltages with Respect to Ground VCC+.6V to -.6V Voltage on Pin 22 with Respect to Ground +13.5V to -0.6V

NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device relisbility.

D.C. Characteristics


TA = 0° C to 70° C, VCC = $5V \pm 10\%$, unless otherwise specified.

Symbol	Parameter	Min	Max	Units	Conditions
ILI	Input Leakage Current		10	uА	1 to VCC + 1
ILO	Output Leakage Current		10	uА	1 to VCC + .1
ICC1	VCC Current Standby		100	UΑ	CE=VCC+1 to VCC3
		1	1	mA	CE=VIH
ICC2	VCC Current Active		50	mA	T=200nS
VIL	Input Low Voltge	1	+.8	v	
VIH	Input High Voltage	2.0	VCC+1V		
VOL	Output Low Voltage		.40	v	IOL=2.1mA
VOH	Output High Voltage	2.4		v	10H=-400uA
VLKO	VCC Lockout Level for	3.5	4.25	v	
	Data Protection	1			

AC ELECTRICAL CHARACTERISTICS

Read Cycle 28CP64

Symbol	Parameter	28CP6		28CP6		1			Test
tACC	Address to Output	MIN	Max	Min	Max	Min	Max	Unita	Condition
	Delay to Unitput		50		100		150	nS	CE = DE = VII
t C E	CE to Output Delay	50		100		450			
t A A	Address Access		50	100	400	150		n S	OE=VIL
LOE	DE to Output Delay	4.0			100		150	n S	CE=OE=VI
DF	OE High to	10	35	10	50	10	70	n S	CE=VIL
	Output Float	0	35	0	45	0	50	nS	CE=VIL
DH	Output Hold from Address, CE or	0		0		0		nS	CE=OE=VIL
	OE, whichever occurred first		İ		- 1				



NOTES:


- 1. This parameter is only sampled and is not 100% tested.
- 2. OE may be delayed up to tACC-tOE after the falling edge of CE without impact on tACC.
- 3. tDF is specified from $\overline{\text{DE}}$ or $\overline{\text{CE}}$, whichever occurs first.

CENTERAL					
INSTRINCTAL	MICROELECTRONICS GROUP	SPEC. NO.	10167	REV	
11421 KOMEN		SHEET	7		
			•	1 4 1	

AC ELECTRICAL CHARACTERISTICS -Continued

BYTE Write Cycle 28CP64

Symbol .	Parameter	Min	Тур	Max	Units	Notes
tAS	Address, Setup Time	0_			n S	
t AH	Address, OE Hold	50			n S	
tWP	Write Pulse Width	100			n S	
t DS	Data Setup Time	50			n S	
t DH	Data Hold Time	0			n S	
t DB	Time to Device Busy			50	n S	
t WR	Write Cycle Time			1	mSec	
t DEH	OE Hold Time	20			n S	
tOES	OE Setup Time	20			n S	




CENIEDAI		SPEC. NO.	10167	REV
INSTRUMENT	MICROELECTRONICS GROUP	SHEET	8	A

AC ELECTRICAL CHARACTERISTICS - Continued

Page Mode Write


TA = 0° C to 70° C, VCC = +5V \pm 10% (unless otherwise specified)

Symbol	Parameter	Min	Max	Units	
t W C	Write Cycle Time		2.0	m S	
tAS	Address Setup	10		nS	
tAH	Address Hold	50	Ţ	n S	
tDS	Data Setup	50		n S	
tDH	Data Hold	0		n S	
tWP	Write Pulse Width	100		n S	
tWH	WE Hold	100		n S	
tBLC	Byte Load Cycle				
tPLW	Page Load Width		100		



INSTRUMENT MICROELECTRONICS GROUP SPEC. NO. 10167 A

CHIP ERASE (WRITE)





SUPPLEMENTARY CONTROL FUNCTIONS

Mode	CE (20)	0E (22)	WE (27)	Ai	VCC	Di - Oi (11-13,15-19)
Chip Erase	VIL	VН		_ X	VCC	
Extra Row Read	VIL	VIL	VIH	A9=VH	VCC	DOUT
Extra Row Write		VIH		A9=VH	VCC	DIN

VH = $12.0 \pm .5$ volts

GENERAL MICROELECTRONICS GROUP SPEC. NO. 10167 REV
SHEET 10 A





GENERAL

MICROELECTRONICS GROUP

SPEC. NO.

10167 11 REV A