

### **8K Microwire Compatible Serial EEPROM**

### **Device Selection Table**

Part Number	Vcc Range	ORG Pin	PE Pin	Word Size	Temp Ranges	Packages
93AA76A	1.8-5.5	No	No	8-bit	I	ОТ
93AA76B	1.8-5-5	No	No	16-bit	I	OT
93LC76A	2.5-5.5	No	No	8-bit	I, E	OT
93LC76B	2.5-5.5	No	No	16-bit	I, E	OT
93C76A	4.5-5.5	No	No	8-bit	I, E	OT
93C76B	4.5-5.5	No	No	16-bit	I, E	OT
93AA76C	1.8-5.5	Yes	Yes	8 or 16-bit	I	P, SN, ST, MS, MC
93LC76C	2.5-5.5	Yes	Yes	8 or 16-bit	I, E	P, SN, ST, MS, MC
93C76C	4.5-5.5	Yes	Yes	8 or 16-bit	I, E	P, SN, ST, MS, MC

#### Features:

- Low-power CMOS technology
- ORG pin to select word size for '76C' version
- 1024 x 8-bit organization 'A' devices (no ORG)
- 512 x 16-bit organization 'B' devices (no ORG)
- Program Enable pin to write-protect the entire array ('76C' version only)
- Self-timed erase/write cycles (including auto-erase)
- Automatic ERAL before WRAL
- Power-on/off data protection circuitry
- Industry standard 3-wire serial I/O
- Device Status signal (Ready/Busy)
- Sequential read function
- 1,000,000 E/W cycles
- Data retention > 200 years
- Pb-free and RoHS compliant
- Temperature ranges supported:
  - Industrial (I) -40°C to +85°C
  - Automotive (E) -40°C to +125°C

### **Pin Function Table**

Name	Function					
CS	Chip Select					
CLK	Serial Data Clock					
DI	Serial Data Input					
DO	Serial Data Output					
Vss	Ground					
PE	Program Enable					
ORG	Memory Configuration					
Vcc	Power Supply					

#### **Description:**

The Microchip Technology Inc. 93XX76A/B/C devices are 8K bit, low-voltage, serial Electrically Erasable PROMs (EEPROM). Word-selectable devices such as the 93XX76C are dependent upon external logic levels driving the ORG pin to set word size. In the SOT-23 package, the 93XX76A devices provide dedicated 8-bit memory organization, while the 93XX76B devices provide dedicated 16-bit memory organization. A Program Enable (PE) pin allows the user to write-protect the entire memory array. Advanced CMOS technology makes these devices ideal for low-power, nonvolatile memory applications. The 93XX Series is available in standard packages including 8-lead PDIP and SOIC, and advanced packaging including 8-lead MSOP, 6-lead SOT-23, 8-lead 2x3 DFN and 8-lead TSSOP. All packages are Pb-free and RoHS compliant.

### Package Types (not to scale)

PDIP/S (P, S		SOT-23 (OT)				
CS [] CLK [2 DI [3 DO [4	8 Vcc 7 PE 6 ORG 5 Vss	DOC 1 Vssc 2 DIC 3	6-⊒∨сс 5-⊒СS 4-⊒СLК			
TSSOP/ (ST, I			FN IC)			
CS = 10 CLK = 2 DI = 3 DO = 4	8 ta Vcc 7 ta PE 6 ta ORG 5 ta Vss	CS 1• CLK 2 DI 3 DO 4	8 Vcc 7 PE 6 ORG 5 Vss			

### 1.0 ELECTRICAL CHARACTERISTICS

### Absolute Maximum Ratings (†)

Vcc	7.0V
All inputs and outputs w.r.t. Vss	-0.6V to Vcc +1.0V
Storage temperature	65°C to +150°C
Ambient temperature with power applied	40°C to +125°C
ESD protection on all pins	≥4 kV

<sup>†</sup> NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

### TABLE 1-1: DC CHARACTERISTICS

		ply over the specified nerwise noted.	Industrial ( Automotive	,			C, VCC = +1.8V to 5.5V C, VCC = +2.5V to 5.5V
Param. No.	Symbol	Parameter	Min	Тур	Мах	Units	Conditions
D1	ViH1 ViH2	High-level input voltage	2.0 0.7 Vcc		Vcc +1 Vcc +1	V V	Vcc ≥ 2.7V Vcc < 2.7V
D2	Vi∟1 Vi∟2	Low-level input voltage	-0.3 -0.3		0.8 0.2 Vcc	V V	Vcc ≥ 2.7V Vcc < 2.7V
D3	Vol1 Vol2	Low-level output voltage			0.4 0.2	V V	IOL = 2.1 mA, VCC = 4.5V IOL = 100 μA, VCC = 2.5V
D4	Vон1 Vон2	High-level output voltage	2.4 Vcc - 0.2		_	V V	IOH = -400 μA, Vcc = 4.5V IOH = -100 μA, Vcc = 2.5V
D5	ILI	Input leakage current	_		±1	μA	VIN = VSS or VCC
D6	Ilo	Output leakage current	_		±1	μA	VOUT = VSS or VCC
D7	Cin, Cout	Pin capacitance (all inputs/ outputs)	—		7	pF	VIN/VOUT = 0V <b>(Note 1)</b> TA = 25°C, FCLK = 1 MHz
D8	ICC write	Write current		 500	3	mA μA	FCLK = 3 MHz, VCC = 5.5V FCLK = 2 MHz, VCC = 2.5V
D9	ICC read	Read current		 100	1 500 —	mA μA μA	FCLK = 3 MHz, VCC = 5.5V FCLK = 2 MHz, VCC = 3.0V FCLK = 2 MHz, VCC = 2.5V
D10	Iccs	Standby current		_	1 5	μΑ μΑ	I – Temp E – Temp CLK = CS = 0V ORG = DI = PE = Vss or Vcc (Note 2) (Note 3)
D11	VPOR	Vcc voltage detect		1.5 3.8		V V	(Note 1) 93AA76A/B/C, 93LC76A/B/C 93C76A/B/C

**Note 1:** This parameter is periodically sampled and not 100% tested.

2: ORG and PE pins not available on 'A' or 'B' versions.


3: Ready/Busy status must be cleared from DO, see Section 3.4 "Data Out (DO)".

### TABLE 1-2: AC CHARACTERISTICS

		ply over the specified nerwise noted.	Industrial Automotiv	. ,		to +85°C, Vcc = +1.8V to 5.5V to +125°C, Vcc = +2.5V to 5.5V
Param. No.	Symbol	Parameter	Min	Мах	Units	Conditions
A1	FCLK	Clock frequency	_	3 2 1	MHz MHz MHz	4.5V ≤ VCC < 5.5V 2.5V ≤ VCC < 4.5V 1.8V ≤ VCC < 2.5V
A2	Тскн	Clock high time	200 250 450	_	ns ns ns	4.5V ≤ VCC < 5.5V 2.5V ≤ VCC < 4.5V 1.8V ≤ VCC < 2.5V
A3	TCKL	Clock low time	100 200 450	_	ns ns ns	4.5V ≤ VCC < 5.5V 2.5V ≤ VCC < 4.5V 1.8V ≤ VCC < 2.5V
A4	Tcss	Chip Select setup time	50 100 250	_	ns ns ns	4.5V ≤ VCC < 5.5V 2.5V ≤ VCC < 4.5V 1.8V ≤ VCC < 2.5V
A5	Тсѕн	Chip Select hold time	0	_	ns	1.8V ≤ Vcc < 5.5V
A6	TCSL	Chip Select low time	250		ns	1.8V ≤ Vcc < 5.5V
A7	TDIS	Data input setup time	50 100 250	_	ns ns ns	4.5V ≤ VCC < 5.5V 2.5V ≤ VCC < 4.5V 1.8V ≤ VCC < 2.5V
A8	Тоін	Data input hold time	50 100 250	_	ns ns ns	4.5V ≤ VCC < 5.5V 2.5V ≤ VCC < 4.5V 1.8V ≤ VCC < 2.5V
A9	TPD	Data output delay time	-	100 250 400	ns ns ns	4.5V ≤ VCC < 5.5V, CL = 100 pF 2.5V ≤ VCC < 4.5V, CL = 100 pF 1.8V ≤ VCC < 2.5V, CL = 100 pF
A10	Tcz	Data output disable time	-	100 200	ns ns	4.5V ≤ Vcc < 5.5V, (Note 1) 1.8V ≤ Vcc < 4.5V, (Note 1)
A11	Tsv	Status valid time	-	200 300 500	ns ns ns	4.5V ≤ VCC < 5.5V, CL = 100 pF 2.5V ≤ VCC < 4.5V, CL = 100 pF 1.8V ≤ VCC < 2.5V, CL = 100 pF
A12	Twc	Program cycle time	_	5	ms	Erase/Write mode (AA and LC versions)
A13	Twc		—	2	ms	Erase/Write mode (93C versions)
A14	TEC		—	6	ms	ERAL mode, $4.5V \le VCC \le 5.5V$
A15	TWL		—	15	ms	WRAL mode, $4.5V \le VCC \le 5.5V$
A16	—	Endurance	1M	—	cycles	25°C, Vcc = 5.0V, (Note 2)

Note 1: This parameter is periodically sampled and not 100% tested.

2: This application is not tested but ensured by characterization. For endurance estimates in a specific application, please consult the Total Endurance<sup>™</sup> Model which may be obtained from Microchip's web site at www.microchip.com.



### TABLE 1-3: INSTRUCTION SET FOR X 16 ORGANIZATION (93XX76B OR 93XX76C WITH ORG = 1)

Instruction	SB	Opcode		Address								Data In	Data Out	Req. CLK Cycles	
READ	1	10	Х	A8	A7	A6	A5	A4	A3	A2	A1	A0		D15-D0	29
EWEN	1	00	1	1	х	x	х	х	х	х	х	x	—	High-Z	13
ERASE	1	11	Х	A8	A7	A6	A5	A4	A3	A2	A1	A0	_	(RDY/BSY)	13
ERAL	1	00	1	0	Х	Х	Х	Х	Х	Х	Х	Х	_	(RDY/BSY)	13
WRITE	1	01	Х	A8	A7	A6	A5	A4	A3	A2	A1	A0	D15-D0	(RDY/BSY)	29
WRAL	1	00	0	1	x	х	х	х	х	x	x	х	D15-D0	(RDY/BSY)	29
EWDS	1	00	0	0	х	х	х	х	х	х	х	х		High-Z	13

### TABLE 1-4: INSTRUCTION SET FOR X 8 ORGANIZATION (93XX76A OR 93XX76C WITH ORG = 0)

Instruction	SB	Opcode		Address							Data In	Data Out	Req. CLK Cycles			
READ	1	10	Х	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0	—	D7-D0	22
EWEN	1	00	1	1	х	х	х	х	х	х	х	х	х	—	High-Z	14
ERASE	1	11	Х	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0	—	(RDY/BSY)	14
ERAL	1	00	1	0	x	x	х	х	x	x	x	x	х	—	(RDY/BSY)	14
WRITE	1	01	Х	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0	D7-D0	(RDY/BSY)	22
WRAL	1	00	0	1	х	x	х	х	х	x	х	x	х	D7-D0	(RDY/BSY)	22
EWDS	1	00	0	0	x	х	x	х	x	x	x	x	х	_	High-Z	14

### 2.0 FUNCTIONAL DESCRIPTION

When the ORG pin (93XX76C) is connected to Vcc, the (x16) organization is selected. When it is connected to ground, the (x8) organization is selected. Instructions, addresses and write data are clocked into the DI pin on the rising edge of the clock (CLK). The DO pin is normally held in a High-Z state except when reading data from the device, or when checking the Ready/Busy status during a programming operation. The Ready/Busy status can be verified during an Erase/Write operation by polling the DO pin; DO low indicates that programming is still in progress, while DO high indicates the device is ready. DO will enter the High-Z state on the falling edge of CS.

### 2.1 Start Condition

The Start bit is detected by the device if CS and DI are both high with respect to the positive edge of CLK for the first time.

Before a Start condition is detected, CS, CLK and DI may change in any combination (except to that of a Start condition), without resulting in any device operation (Read, Write, Erase, EWEN, EWDS, ERAL or WRAL). As soon as CS is high, the device is no longer in Standby mode.

An instruction following a Start condition will only be executed if the required opcode, address and data bits for any particular instruction are clocked in.

Note:	When preparing to transmit an instruction,
	either the CLK or DI signal levels must be
	at a logic low as CS is toggled active high.

### 2.2 Data In/Data Out (DI/DO)

It is possible to connect the Data In and Data Out pins together. However, with this configuration it is possible for a "bus conflict" to occur during the "dummy zero" that precedes the read operation, if A0 is a logic highlevel. Under such a condition the voltage level seen at Data Out is undefined and will depend upon the relative impedances of Data Out and the signal source driving A0. The higher the current sourcing capability of the driver, the higher the voltage at the Data Out pin. In order to limit this current, a resistor should be connected between DI and DO.

### 2.3 Data Protection

All modes of operation are inhibited when VCC is below a typical voltage of 1.5V for '93AA' and '93LC' devices or 3.8V for '93C' devices.


The EWEN and EWDS commands give additional protection against accidentally programming during normal operation.

Note:	For	addeo	d prot	tectio	n,	an	Е	WDS
	comr	nand	should	be	per	forme	ed	after
	every	/ write	operatio	on ar	nd a	n ext	ern	al 10
	kΩ pi	ull-dow	n protec	ction	resis	stor sl	hοι	uld be
	adde	d to the	e CS pir	۱.				

After power-up the device is automatically in the EWDS mode. Therefore, an EWEN instruction must be performed before the initial ERASE or WRITE instruction can be executed.

Note: To prevent accidental writes to the array in the 93XX76C devices, set the PE pin to a logic low.


### **Block Diagram**



### 2.4 Erase

The ERASE instruction forces all data bits of the specified address to the logical '1' state. The rising edge of CLK before the last address bit initiates the write cycle.

The DO pin indicates the Ready/Busy status of the device if CS is brought high after a minimum of 250 ns low (TCSL). DO at logical '0' indicates that programming is still in progress. DO at logical '1' indicates that the register at the specified address has been erased and the device is ready for another instruction.







FIGURE 2-1: ERASE TIMING

### 2.5 Erase All (ERAL)

The Erase All (ERAL) instruction will erase the entire memory array to the logical '1' state. The ERAL cycle is identical to the erase cycle, except for the different opcode. The ERAL cycle is completely self-timed. The rising edge of CLK before the last data bit initiates the write cycle. Clocking of the CLK pin is not necessary after the device has entered the ERAL cycle. The DO pin indicates the Ready/Busy status of the device, if CS is brought high after a minimum of 250 ns low (TCSL).

Note: After the ERAL command is complete, issuing a Start bit and then taking CS low will clear the Ready/Busy status from DO.

Vcc must be  $\geq$  4.5V for proper operation of ERAL.



### FIGURE 2-2: ERAL TIMING

### 2.6 Erase/Write Disable and Enable (EWDS/EWEN)

The 93XX76A/B/C powers up in the Erase/Write Disable (EWDS) state. All programming modes must be preceded by an Erase/Write Enable (EWEN) instruction.

Once the EWEN instruction is executed, programming remains enabled until an EWDS instruction is executed or Vcc is removed from the device.

To protect against accidental data disturbance, the EWDS instruction can be used to disable all erase/write functions and should follow all programming operations. Execution of a READ instruction is independent of both the EWEN and EWDS instructions.






FIGURE 2-4: EWEN TIMING



### 2.7 Read

The READ instruction outputs the serial data of the addressed memory location on the DO pin. A dummy zero bit precedes the 8-bit (If ORG pin is low or A-Version devices) or 16-bit (If ORG pin is high or B-version devices) output string.


The output data bits will toggle on the rising edge of the CLK and are stable after the specified time delay (TPD). Sequential read is possible when CS is held high. The memory data will automatically cycle to the next register and output sequentially.



### 2.8 Write

The WRITE instruction is followed by 8 bits (if ORG is low or A-version devices) or 16 bits (if ORG pin is high or B-version devices) of data which are written into the specified address. The self-timed auto-erase and programming cycle is initiated by the rising edge of CLK on the last data bit. The DO pin indicates the Ready/Busy status of the device, if CS is brought high after a minimum of 250 ns low (TCsL). DO at logical '0' indicates that programming is still in progress. DO at logical '1' indicates that the register at the specified address has been written with the data specified and the device is ready for another instruction.

**Note:** After the Write cycle is complete, issuing a Start bit and then taking CS low will clear the Ready/Busy status from DO.



Note: The write sequence requires a logic high signal on the PE pin prior to the rising edge of the last data bit.


### 2.9 Write All (WRAL)

The Write All (WRAL) instruction will write the entire memory array with the data specified in the command. The self-timed auto-erase and programming cycle is initiated by the rising edge of CLK on the last data bit. Clocking of the CLK pin is not necessary after the device has entered the WRAL cycle. The WRAL command does include an automatic ERAL cycle for the device. Therefore, the WRAL instruction does not require an ERAL instruction, but the chip must be in the EWEN status. The DO pin indicates the Ready/Busy status of the device if CS is brought high after a minimum of 250 ns low (TCSL)..

Note:	The write sequence requires a logic high
	signal on the PE pin prior to the rising
	edge of the last data bit.

**Note:** After the Write All cycle is complete, issuing a Start bit and then taking CS low will clear the Ready/Busy status from DO.

Vcc must be  $\geq$  4.5V for proper operation of WRAL.



### 3.0 PIN DESCRIPTIONS

Name	SOIC/PDIP/MSOP/ TSSOP/DFN	SOT-23	Function
CS	1	5	Chip Select
CLK	2	4	Serial Clock
DI	3	3	Data In
DO	4	1	Data Out
Vss	5	2	Ground
ORG	6	_	Organization / 93XX76C
PE	7	_	Program Enable
Vcc	8	6	Power Supply

### TABLE 3-1:PIN DESCRIPTIONS

### 3.1 Chip Select (CS)

A high level selects the device; a low level deselects the device and forces it into Standby mode. However, a programming cycle which is already in progress will be completed, regardless of the Chip Select (CS) input signal. If CS is brought low during a program cycle, the device will go into Standby mode as soon as the programming cycle is completed.

CS must be low for 250 ns minimum (TCSL) between consecutive instructions. If CS is low, the internal control logic is held in a Reset status.

### 3.2 Serial Clock (CLK)

The Serial Clock is used to synchronize the communication between a master device and the 93XX series device. Opcodes, address and data bits are clocked in on the positive edge of CLK. Data bits are also clocked out on the positive edge of CLK.

CLK can be stopped anywhere in the transmission sequence (at high or low-level) and can be continued anytime with respect to Clock High Time (TCKH) and Clock Low Time (TCKL). This gives the controlling master freedom in preparing opcode, address and data.

CLK is a "don't care" if CS is low (device deselected). If CS is high, but the Start condition has not been detected (DI = 0), any number of clock cycles can be received by the device without changing its status (i.e., waiting for a Start condition).

CLK cycles are not required during the self-timed write (i.e., auto erase/write) cycle.

After detection of a Start condition the specified number of clock cycles (respectively, low-to-high transitions of CLK) must be provided. These clock cycles are required to clock in all required opcode, address and data bits before an instruction is executed. CLK and DI then become "don't care" inputs waiting for a new Start condition to be detected.

### 3.3 Data In (DI)

Data In (DI) is used to clock in a Start bit, opcode, address and data synchronously with the CLK input.

### 3.4 Data Out (DO)

Data Out (DO) is used in the Read mode to output data synchronously with the CLK input (TPD after the positive edge of CLK).

This pin also provides Ready/Busy status information during erase and write cycles. Ready/Busy status information is available on the DO pin if CS is brought high after being low for minimum Chip Select Low Time (TCsL) and an erase or write operation has been initiated.

The Status signal is not available on DO, if CS is held low during the entire erase or write cycle. In this case, DO is in the High-Z mode. If status is checked after the erase/write cycle, the data line will be high to indicate the device is ready.

Note: After a programming cycle is complete, issuing a Start bit and then taking CS low will clear the Ready/Busy status from DO.

### 3.5 Organization (ORG)

When the ORG pin is connected to VCC or Logic HI, the (x16) memory organization is selected. When the ORG pin is tied to VSS or Logic LO, the (x8) memory organization is selected. For proper operation, ORG must be tied to a valid logic level.

93XX76A devices are always x8 organization and 93XX76B devices are always x16 organization.

© 2006 Microchip Technology Inc.

### 3.6 Program Enable (PE)

This pin allows the user to enable or disable the ability to write data to the memory array. If the PE pin is tied to Vcc, the device can be programmed. If the PE pin is tied to Vss, programming will be inhibited. This pin cannot be floated, it must be tied to Vcc or Vss. PE is not available on 93XX76A or 93XX76B. On those devices, programming is always enabled.

#### 4.0 **PACKAGING INFORMATION**

#### 4.1 **Package Marking Information**

8-Lead MSOP (150 mil)



6-Lead SOT-23

XXNN

8-Lead PDIP

<u>п п п п</u>

XXXXXXXX

T/XXXNNN

**W**YYWW


 $\cap$ 



Example:







Example:

93LC76CI

SN (e3) 0528

**S**<sup>1L7</sup>

SOT23 Marking Codes					
Device	I-temp	E-temp			
93AA76A	4BNN	_			
93AA76B	4LNN	_			
93LC76A	4ENN	4FNN			
93LC76B	4PNN	4RNN			
93C76A	4HNN	4JNN			
93C76B 4TNN 4UNN					
Pb-free topside mark is same; Pb-free noted only on carton label.					


8-Lead SOIC XXXXXXXT XXXXYYWW 

8-Lead TSSOP



8-Lead 2x3 DFN





Example:



4EL7 ○
Example

© 2006 Microchip Technology	

	1st Line Marking Codes						
Part Number	TSSOP	MSOP	DFN				
	1330P	WISOP	l Temp.	E Temp.			
93AA76C	A76C	3A76CT	3B1				
93LC76C	L76C	3L76CT	3B4	3B5			
93C76C	C76C	3C76CT	3B7	3B8			

**Note:** T = Temperature grade (I, E)


Legend	I: XXX T YY YY WW NNN @3	Part number or part number code Temperature (I, E) Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code (2 characters for small packages) Pb-free JEDEC designator for Matte Tin (Sn)		
Note:	For very small packages with no room for the Pb-free JEDEC designator $\textcircled{e3}$ , the marking will only appear on the outer carton or reel label.			
Note:	In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.			

Note: Please visit www.microchip.com/Pbfree for the latest information on Pb-free conversion.

\*Standard OTP marking consists of Microchip part number, year code, week code, and traceability code.

#### 8-Lead Plastic Micro Small Outline Package (MS) (MSOP)

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	M	ILLIMETER	RS	
Dimension	Limits	MIN	NOM	MAX
Number of Pins	N		8	
Pitch	е		0.65 BSC	
Overall Height	Α	—	—	1.10
Molded Package Thickness	A2	0.75	0.85	0.95
Standoff	A1	0.00	—	0.15
Overall Width	E		4.90 BSC	
Molded Package Width	E1		3.00 BSC	
Overall Length	D		3.00 BSC	
Foot Length	L	0.40	0.60	0.80
Footprint	L1		0.95 REF	
Foot Angle	φ	0°	—	8°
Lead Thickness	С	0.08	—	0.23
Lead Width	b	0.22	—	0.40


#### Notes:


- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions
- shall not exceed 0.15 mm per side.
- Dimensioning and tolerancing per ASME Y14.5M
  BSC: Basic Dimension. Theoretically exact value shown without tolerances.
  REF: Reference Dimension, usually without tolerance, for information purposes only.


Microchip Technology Drawing No. C04-111, Sept. 8, 2006


### 6-Lead Plastic Small Outline Transistor (OT) (SOT-23)

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging









	Units	INCHES*			MILLIMETERS		
Dimension Limits	MIN	NOM	MAX	MIN	NOM	MAX	
Number of Pins	n		6			6	
Pitch	р	-	038 BSC		(	0.95 BSC	
Outside lead pitch	p1		075 BSC		,	1.90 BSC	
Overall Height	А	.035	.046	.057	0.90	1.18	1.45
Molded Package Thickness	A2	.035	.043	.051	0.90	1.10	1.30
Standoff	A1	.000	.003	.006	0.00	0.08	0.15
Overall Width	Е	.102	.110	.118	2.60	2.80	3.00
Molded Package Width	E1	.059	.064	.069	1.50	1.63	1.75
Overall Length	D	.110	.116	.122	2.80	2.95	3.10
Foot Length	L	.014	.018	.022	0.35	0.45	0.55
Foot Angle	¢	0	5	10	0	5	10
Lead Thickness	С	.004	.006	.008	0.09	0.15	0.20
Lead Width	В	.014	.017	.020	0.35	0.43	0.50
Mold Draft Angle Top	α	0	5	10	0	5	10
Mold Draft Angle Bottom	β	0	5	10	0	5	10

\* Controlling Parameter

Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .005" (0.127mm) per side. BSC: Basic Dimension. Theoretically exact value shown without tolerances.


See ASME Y14.5M

JEITA (formerly EIAJ) equivalent: SC-74A Drawing No. C04-120


Revised 09-12-05

### 8-Lead Plastic Dual In-line (P) – 300 mil (PDIP)

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



eВ



	Units		INCHES*		MILLIMETERS		5
Dimensi	on Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		8			8	
Pitch	р		.100			2.54	
Top to Seating Plane	А	.140	.155	.170	3.56	3.94	4.32
Molded Package Thickness	A2	.115	.130	.145	2.92	3.30	3.68
Base to Seating Plane	A1	.015			0.38		
Shoulder to Shoulder Width	E	.300	.313	.325	7.62	7.94	8.26
Molded Package Width	E1	.240	.250	.260	6.10	6.35	6.60
Overall Length	D	.360	.373	.385	9.14	9.46	9.78
Tip to Seating Plane	L	.125	.130	.135	3.18	3.30	3.43
Lead Thickness	С	.008	.012	.015	0.20	0.29	0.38
Upper Lead Width	B1	.045	.058	.070	1.14	1.46	1.78
Lower Lead Width	В	.014	.018	.022	0.36	0.46	0.56
Overall Row Spacing	§ eB	.310	.370	.430	7.87	9.40	10.92
Mold Draft Angle Top	α	5	10	15	5	10	15
Mold Draft Angle Bottom	β	5	10	15	5	10	15

\* Controlling Parameter


§ Significant Characteristic Notes:


Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side. JEDEC Equivalent: MS-001


Drawing No. C04-018


### 8-Lead Plastic Small Outline (SN) - Narrow, 150 mil (SOIC)

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging









	Units		INCHES*	CHES*		MILLIMETERS	
Dime	nsion Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		8			8	
Pitch	р		.050			1.27	
Overall Height	А	.053	.061	.069	1.35	1.55	1.75
Molded Package Thickness	A2	.052	.056	.061	1.32	1.42	1.55
Standoff §	A1	.004	.007	.010	0.10	0.18	0.25
Overall Width	E	.228	.237	.244	5.79	6.02	6.20
Molded Package Width	E1	.146	.154	.157	3.71	3.91	3.99
Overall Length	D	.189	.193	.197	4.80	4.90	5.00
Chamfer Distance	h	.010	.015	.020	0.25	0.38	0.51
Foot Length	L	.019	.025	.030	0.48	0.62	0.76
Foot Angle	φ	0	4	8	0	4	8
Lead Thickness	С	.008	.009	.010	0.20	0.23	0.25
Lead Width	В	.013	.017	.020	0.33	0.42	0.51
Mold Draft Angle Top	α	0	12	15	0	12	15
Mold Draft Angle Bottom	β	0	12	15	0	12	15

\* Controlling Parameter

§ Significant Characteristic


Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side. JEDEC Equivalent: MS-012

Drawing No. C04-057

#### 8-Lead Plastic Thin Shrink Small Outline (ST) – 4.4 mm (TSSOP)

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units INCHES MILLIMETERS*			INCHES			
Dimension	Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		8			8	
Pitch	е		.026 BSC			0.65 BSC	
Overall Height	A	_	_	.047	_	_	1.20
Molded Package Thickness	A2	.031	.039	.041	0.80	1.00	1.05
Standoff	A1	.002	_	.006	0.05	_	0.15
Overall Width	E		.252 BSC		6.40 BSC		
Molded Package Width	E1	.169	.173	.177	4.30	4.40	4.50
Molded Package Length	D	.114	.118	.122	2.90	3.00	3.10
Foot Length	L	.018	.024	.030	0.45	0.60	0.75
Foot Angle	φ	0°	_	8°	0°	_	8°
Lead Thickness	С	.004	_	.008	0.09	_	0.20
Lead Width	b	.007	-	.012	0.19	_	0.30
Mold Draft Angle Top	α	12° REF			12° REF		
Mold Draft Angle Bottom	β		12° REF			12° REF	

\*Controlling Parameter

Notes:

1. Dimension D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .005" (0.127mm) per side.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

See ASME Y14.5M


REF: Reference Dimension, usually without tolerance, for information purposes only. See ASME Y14.5M

Drawing No. C04-086

Revised 7-25-06

### 8-Lead Plastic Dual Flat No Lead Package (MC) 2x3x0.9 mm Body (DFN) – Saw Singulated

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS				
Dimension	MIN	NOM	MAX		
Number of Pins	N		8		
Pitch	е		0.50 BSC		
Overall Height	A	0.80	0.90	1.00	
Standoff	A1	0.00	0.02	0.05	
Contact Thickness A3		0.20 REF			
Overall Length	D	D 2.00 BSC			
Overall Width	E	3.00 BSC			
Exposed Pad Length	D2	1.30		1.75	
Exposed Pad Width	E2	1.50	—	1.90	
Contact Width	b	0.18	0.25	0.30	
Contact Length §	L	0.30	0.40	0.50	
Contact-to-Exposed Pad §	K	0.20	_	_	

#### Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package may have one or more exposed tie bars at ends.
- 3. § Significant Characteristic
- 4. Package is saw singulated
- 5. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing No. C04-123, Sept. 8, 2006

### APPENDIX A: REVISION HISTORY

#### Revision C

Corrections to Section 1.0, Electrical Characteristics. Section 4.1, 6-Lead SOT-23 package to OT.

#### **Revision D**

Corrections to Device Selection Table, Table 1-1, Table 1-2, Section 2.4, Section 2.5, Section 2.8 and Section 2.9. Added note to Figure 2-7.

#### **Revision E**

Added DFN package.

#### **Revision F**

Added notes throughout.

#### **Revision G**

Revised note in Sections 2.8 and 2.9. Replaced DFN package drawing.

#### **Revision H**

Updated Package Drawings

NOTES:

### THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- **Product Support** Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

### CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com, click on Customer Change Notification and follow the registration instructions.

### **CUSTOMER SUPPORT**

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support
- Development Systems Information Line

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://support.microchip.com

### **READER RESPONSE**

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

To:	Technical Publications Manager	Total Pages Sent
RE:	Reader Response	
From	n: Name	
	Company	
	Address	
	City / State / ZIP / Country	
	Telephone: ()	FAX: ()
Appli	cation (optional):	
Woul	d you like a reply?YN	
Devi	ce: 93AA76A/B/C, 93LC76A/B/C, 93C7	6A/B/C Literature Number: DS21796H
Ques	stions:	
1. V	What are the best features of this docum	ent?
_		
-		
2. F	how does this document meet your hard	ware and software development needs?
_		
3. E	Do you find the organization of this docur	ment easy to follow? If not, why?
_		
-		
4. V	What additions to the document do you the	hink would enhance the structure and subject?
_		
5. V	What deletions from the document could	be made without affecting the overall usefulness?
_		_
_		
6. l	s there any incorrect or misleading inform	mation (what and where)?
_		
7. F	low would you improve this document?	
_		
-		

### PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

Device Tap	e & Re	el	Temperature Range	Package	Lead F	inish	a) b)	EEPROM, MSOP package, 1.8V
Device:	93AA7	'6B:	8K 1.8V Microw 8K 1.8V Microw 8K 1.8V Microw	vire Serial EE	EPROM (x	16)	c)	93AA76CT-I/MS: 8K, 1024x8 or 512x16 Serial EEPROM, MSOP package, tape and reel, 1.8V
	93LC7	6B: 6C: A: B:		vire Serial EE vire Serial EE vire Serial EE vire Serial EE	EPROM (x EPROM w/ EPROM (x8 EPROM (x8	16) ORG 3) 16)	a) b) a) b)	EEPROM, MSOP package, 2.5V 93LC76BT-I/OT: 8K, 512x16 Serial EEPROM, SOT-23 package, tape and reel, 2.5V 93C76C-I/MS: 8K, 1024x8 or 512x16 Serial EEPROM, MSOP package, 5.0V
Tape & Reel:	Blank T	= =	Standard pin Tape & Reel	out				
Temperature Range:	I E	=	-40°C to +85 -40°C to +12					
Package:	MS OT P SN ST MC	= = = =	Plastic MSOF SOT-23, 6-le Plastic DIP (3 Plastic SOIC TSSOP, 8-lea 2x3 DFN, 8-le	ad (Tape & F 300 mil body) (150 mil bod ad	Reel only) ), 8-lead	8-lead)		
Lead Finish:	Blank G	=	Pb-free – Ma Pb-free – Ma		Note 1)			

Note 1: Most products manufactured after January 2005 will have a Matte Tin (Pb-free) finish. Most products manufactured before January 2005 will have a finish of approximately 63% Sn and 37% Pb (Sn/Pb). Please visit www.microchip.com for the latest information on Pb-free conversion, including conversion date codes.

DS21796H-page 25

NOTES:

#### Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

#### Trademarks

The Microchip name and logo, the Microchip logo, Accuron, dsPIC, KEELOQ, microID, MPLAB, PIC, PICmicro, PICSTART, PRO MATE, PowerSmart, rfPIC, and SmartShunt are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AmpLab, FilterLab, Migratable Memory, MXDEV, MXLAB, SEEVAL, SmartSensor and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.


Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, ECAN, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB, In-Circuit Serial Programming, ICSP, ICEPIC, Linear Active Thermistor, Mindi, MiWi, MPASM, MPLIB, MPLINK, PICkit, PICDEM, PICDEM.net, PICLAB, PICtail, PowerCal, PowerInfo, PowerMate, PowerTool, REAL ICE, rfLAB, rfPICDEM, Select Mode, Smart Serial, SmartTel, Total Endurance, UNI/O, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2006, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.



Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona, Gresham, Oregon and Mountain View, California. The Company's quality system processes and procedures are for its PIC<sup>®</sup> 8-bit MCUs, KEELOQ<sup>®</sup> code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



### WORLDWIDE SALES AND SERVICE

#### AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://support.microchip.com Web Address: www.microchip.com

Atlanta Alpharetta, GA Tel: 770-640-0034 Fax: 770-640-0307

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

**Chicago** Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

**Dallas** Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

**Kokomo** Kokomo, IN Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

**Santa Clara** Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509

### ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Habour City, Kowloon Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431

Australia - Sydney Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

**China - Beijing** Tel: 86-10-8528-2100 Fax: 86-10-8528-2104

**China - Chengdu** Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

**China - Fuzhou** Tel: 86-591-8750-3506 Fax: 86-591-8750-3521

China - Hong Kong SAR Tel: 852-2401-1200 Fax: 852-2401-3431

**China - Qingdao** Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

**China - Shenzhen** Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

China - Shunde Tel: 86-757-2839-5507 Fax: 86-757-2839-5571

**China - Wuhan** Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

**China - Xian** Tel: 86-29-8833-7250 Fax: 86-29-8833-7256

### ASIA/PACIFIC

India - Bangalore Tel: 91-80-4182-8400 Fax: 91-80-4182-8422

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

Japan - Yokohama Tel: 81-45-471- 6166 Fax: 81-45-471-6122

Korea - Gumi Tel: 82-54-473-4301 Fax: 82-54-473-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

**Malaysia - Penang** Tel: 60-4-646-8870 Fax: 60-4-646-5086

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

**Singapore** Tel: 65-6334-8870 Fax: 65-6334-8850

**Taiwan - Hsin Chu** Tel: 886-3-572-9526 Fax: 886-3-572-6459

**Taiwan - Kaohsiung** Tel: 886-7-536-4818 Fax: 886-7-536-4803

**Taiwan - Taipei** Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

**Thailand - Bangkok** Tel: 66-2-694-1351 Fax: 66-2-694-1350

#### EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828

Fax: 45-4485-2829 France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

**Germany - Munich** Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

**Italy - Milan** Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

**Spain - Madrid** Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

**UK - Wokingham** Tel: 44-118-921-5869 Fax: 44-118-921-5820