


8K x 8 RADIATION-HARDENED STATIC RAM - SOI HX6364**FEATURES****RADIATION**

- Fabricated with RICMOS™ Silicon on Insulator (SOI) 1.2 μm Process
- Total Dose Hardness through $1 \times 10^6 \text{ rad}(\text{SiO}_2)$
- Neutron Hardness through $1 \times 10^{14} \text{ cm}^{-2}$
- Dynamic and Static Transient Upset Hardness through $1 \times 10^{11} \text{ rad}(\text{Si})/\text{sec}$
- Soft Error Rate $< 1 \times 10^{-10} \text{ upsets/bit-day}$
- Dose Rate Survivability through $1 \times 10^{13} \text{ rad}(\text{Si})/\text{sec}$
- Latchup Free

OTHER

- Full military temperature operation (-55°C to 125°C)
- Access Time $\leq 45 \text{ ns}$ (-55°C to 125°C)
- Low Power Disabled Mode
- Low Operating and Standby Current
- Data Retention down to 2.5 V
- Asynchronous Operation
- TTL/CMOS Compatible I/O
- High Output Drive
- Tri-State Outputs
- Single 5 V $\pm 10\%$ Power Supply

3**FUNCTIONAL DIAGRAM****PINOUT CONFIGURATION**

VSS	1	36	VSS
VDD	2	35	VDD
NC	3	34	NAS/NC*
A12	4	33	NWE
A7	5	32	CE/NC*
A6	6	31	A8
A5	7	30	A9
A4	8	29	A11
A3	9	28	NOE
A2	10	27	A10
A1	11	26	NCS
A0	12	25	DQ7
DQ0	13	24	DQ6
DQ1	14	23	DQ5
DQ2	15	22	DQ4
NC	16	21	DQ3
VDD	17	20	VDD
VSS	18	19	VSS

NC = no connect

* Package pin configuration option

TRUTH TABLE

NCS	CE	NWE	NOE	NAS	MODE	DQ
L	H	H	L	X	Read	Data Out
L	H	L	X	X	Write	Data In
H	X	X	XX	X	Deselected	High Z
XX	L	XX	XX	XX	Disabled	High Z

Note: X : VI=VH or VH
 XX : VSS > VDD
 NAS=L: Address latches are transparent

NAS=H: Address latches are closed
 NOE=H: High Z output state maintained for
 NCS=X, CE=X, NWE=X, or NAS=X.

PACKAGE DESIGN

The 8Kx8 is offered in a custom 36-lead flat pack or a standard JEDEC 28-lead DIP (pinout not shown). Both package bodies are constructed of multilayer ceramic (Al_2O_3) and contain internal power and ground planes to minimize the effect of transient radiation environments. The package lids are made of Kovar.

DC and AC ELECTRICAL CHARACTERISTICS (1,2)

Symbol	Parameter	Min	Max	Units	Test Condition
IDD _{SB}	Static Supply Current		450	μA	V _{IH} /V _{IL} =V _{DD} /V _{SS} IO=0, Inputs Stable
IDD _{OP}	Dynamic Supply Current		8	mA/MHz	All inputs switching
IDD _{SEI}	Static Supply Current - per TTL/CMOS Input		30	μA/Input	V _{IH} = V _{DD} -0.5 V V _{IL} = 0.5 V
V _{IL}	Low-Level Input Voltage - TTL		0.8	V	
V _{IH}	High-Level Input Voltage - TTL	2.2		V	
V _{IL}	Low-Level Input Voltage - CMOS		0.3*V _{DD}	V	
V _{IH}	High-Level Input Voltage - CMOS	0.7*V _{DD}		V	
V _{OL}	Low-Level Output Voltage		0.4 0.1	V	I _{OL} = 10 mA I _{OL} = 20 μA, V _{DD} =4.5V
V _{OH}	High-Level Output Voltage	4.2 V _{DD} -0.1		V	I _{OH} = -5 mA I _{OH} = -20 μA, V _{DD} =5.5V
I _{IL}	Input Leakage Current	-5	5	μA	V _{SS} ≤V _I ≤V _{DD}
I _{OZ}	Output Leakage Current	-10	10	μA	V _{SS} ≤V _O ≤V _{DD} Output=high Z
TAVQV	Address Access Time - Read (-55 to 125°C)		45	ns	(3)
TAVQV	Address Access Time - Read (0 to 80°C)		40	ns	(3)
TAVWH	Address Valid to End of Write Time (-55 - 125°C)		45	ns	(3)
TAVWH	Address Valid to End of Write Time (0 - 80°C)		40	ns	(3)

(1) For timing diagrams and Absolute Maximum Ratings see the HC6364 data sheet.

(2) Worst case operating conditions: V_{DD}=4.5 V to 5.5 V, TA=-55°C to +125°C, total dose through 1×10^8 rad(SiO₂) unless noted otherwise

(3) Input levels V_{IL}/V_{IH}=0.0/3.0V(TTL) and V_{IL}/V_{IH}=0.5/VDD-0.5V(CMOS), input rise and fall times <5ns, input and output timing reference =1.5V(TTL) and VDD/2(CMOS), output loading=50pF

ORDERING INFORMATION

H	X	6364/1	X	S	H	Z	C
SOURCE H=HONEYWELL		PART NUMBER (3)		SCREEN LEVEL C=Brass Board S=Modified Class S (1)		SOFT ERROR RATE (2) Z=<1E-10 upsets/ bit-day	
PROCESS X=SIMOX		PACKAGE DESIGNATION X=36-Lead Flat Pack R=28-Lead DIP - = Bare Die (No Package)		RADIATION HARDNESS H=1E6 rad(SiO ₂)			INPUT BUFFER TYPE C=CMOS Levels T=TTL Levels


(1) Refer to the HC6364 data sheet for Honeywell screening procedures.

(2) SER spec. indicate worst case, high temperature (125°C), post-total dose performance.

(3) Contact factory for optional pinouts available.

This data sheet contains specifications based on development level information and may be subject to change upon completion of full characterization. Honeywell reserves the right to make changes to any products herein to improve reliability, function or design. Honeywell does not assume liability arising out of the application or use of any product or circuit described herein neither does it convey any license under its patent rights nor the rights of others.

Honeywell reserves the right to make changes to any products or technology herein to improve reliability, function or design. Honeywell does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others.



36 - LEAD FLAT PACK

Optional stiffening capacitors can be mounted on the backside of the package in the cutout area. This helps to reduce supply rail collapse under transient upset conditions.

Honeywell