

## PRELIMINARY

May 1991

## Half Bridge Complementary MOSFET Driver

### Features

- Bipolar or Unipolar Supply Operation
- Wide Supply Range .....  $\pm 40\text{V}$  to  $\pm 225\text{V}$
- Complete MOSFET Protection
- High Output to Logic Supply Isolation
- High Peak Output Current .....  $2\text{A}$
- Fast Switching Times .....  $100\text{ns}$
- Frequency Range .....  $10\text{kHz}$  to  $100\text{kHz}$

### Applications

- High Switchmode Power Supplies
- PWM Servo Drives
- Stepper Motor Drives
- DC-DC Converters
- Uninterruptible Power Supplies

### Ordering Information

PART NUMBER	TEMPERATURE RANGE	DESCRIPTION
HV255CP	$0^{\circ}\text{C} \leq T_A \leq +75^{\circ}\text{C}$	16 Pin Plastic DIP
HV255IP	$-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$	16 Pin Plastic DIP
HV255MJ*	$-55^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$	16 Pin Ceramic DIP

### Description


The HV255 is a monolithic dielectrically isolated high voltage integrated circuit. The circuit provides an interface from digital signals to the gates of complementary power MOSFETs or IGBTs. The circuit has wide supply voltage range, from  $80\text{VDC}$  to  $450\text{VDC}$  in unipolar connection or  $+40\text{VDC}$  to  $+225\text{VDC}$ . In addition the logic supply can float within the high voltage rails.

The inputs are TTL compatible when the logic supply is  $5\text{V}$ , but will operate up to  $15\text{V}$  logic supply.


The outputs provide up to  $2\text{A}$  current spikes to drive the gates of power MOSFETs or IGBTs. The actual voltage that the gates are driven to is set by the user, up to  $20\text{V}$  for  $V_{GS}$ .

Also on board the chip is an overcurrent sense circuit, which independently sense overcurrent on the high side and the low side. An overcurrent condition sets a latch that disables both outputs. In order to enable the output the reset input must be toggled.

### Pinout



### Functional Diagram



CAUTION: These devices are sensitive to electrostatic discharge. Proper I.C. handling procedures should be followed.  
Copyright © Harris Corporation 1991 \* Offered at a later date.

File Number **2847**

# Specifications HV255

## Absolute Maximum Ratings

Voltage Between +V <sub>S</sub> and -V <sub>S</sub> .....	500V
Voltage Between +V <sub>I</sub> and -V <sub>I</sub> .....	30V
Voltage Between -V <sub>S</sub> and -V <sub>I</sub> .....	250V
Peak Output Current .....	2A
Logic Input Voltage .....	+V <sub>L</sub>
Over Current Sense to  V <sub>S</sub>   .....	7V
Fault Output Current .....	1mA

## Operating Temperature Range

HV255CP .....	0°C ≤ T <sub>A</sub> ≤ +75°C
HV255IP .....	-40°C ≤ T <sub>A</sub> ≤ +85°C
HV255MJ* .....	-55°C ≤ T <sub>A</sub> ≤ +125°C
Storage Temperature Range .....	-65°C ≤ T <sub>A</sub> ≤ +150°C
Maximum Junction Temperature .....	+175°C

\* Offered at a Later Date

## Electrical Specifications V<sub>CC</sub> = +40V, V<sub>EE</sub> = -40V, C<sub>L</sub> = 10nF, V<sub>L</sub> = 5V Unless Otherwise Specified

PARAMETER	TEMP	HV255CP, HV255IP			UNITS
		MIN	TYP	MAX	
INPUT CHARACTERISTICS					
Input Voltage, High (V <sub>IH</sub> )	Full	2.4	-	-	V
Input Voltage, Low (V <sub>IL</sub> )	Full	-	-	0.8	V
Input Current (I <sub>IH</sub> )	+25°C	-	-	300	μA
	Full	-	-	300	μA
Input Current, Low (I <sub>IL</sub> )	+25°C	150	-	-	μA
	Full	150	-	-	μA
Overcurrent Input Threshold	+25°C	80	100	120	mV
	Full	75	100	125	mV
TRANSFER CHARACTERISTICS					
Turn-On Delay (T <sub>D1</sub> , T <sub>D3</sub> )	+25°C	-	-	1	μs
	Full	-	-	1	μs
Turn-On Delay Skew (T <sub>D1</sub> , T <sub>D3</sub> )	+25°C	-	±300	-	ns
	Full	-	±300	-	ns
Turn-Off Delay (T <sub>D2</sub> , T <sub>D4</sub> )	+25°C	-	-	1	μs
	Full	-	-	1	μs
Turn-Off Delay Skew (T <sub>D2</sub> , T <sub>D4</sub> )	+25°C	-	±100	-	ns
	Full	-	±100	-	ns
Current Limit Sense to Output Turn-Off Delay	+25°C	-	500	-	ns
	Full	-	500	-	ns
Current Limit Sense to Fault Output Turn-Off Delay	+25°C	50	-	150	ns
	Full	50	-	150	ns
Reset Delay (T <sub>D6</sub> )	+25°C	-	500	-	ns
	Full	-	500	-	ns
OUTPUT CHARACTERISTICS					
Output Rise Time	Full	-	100	150	ns
Output Fall Time	Full	-	100	150	ns
OUT1 Voltage (High)	Full	+V <sub>S</sub> -0.2	-	-	V
OUT1 Voltage (Low)	Full	-	-	+V <sub>S</sub> -19	V
OUT2 Voltage (High)	Full	-V <sub>S</sub> +19	-	-	V
OUT2 Voltage (Low)	Full	-	-	-V <sub>S</sub> +0.2	V
Fault Output (V <sub>OH</sub> )	Full	4.5	-	-	V
Fault Output (V <sub>OL</sub> )	Full	-	-	0.8	V
POWER SUPPLY					
I <sub>CC</sub>	Full	-	-	200	μA
I <sub>EE</sub>	Full	-	-	200	μA
I <sub>L</sub>	Full	-	-	4	mA

**Parameter Definitions** (Refer to Switching Waveforms)

SYMBOL	DEFINITIONS
$T_{D2}$	Delay time as measured from the logic input high to low transition (1 to 0) at the 10% point, to the 10% point of the output transition for the high side switch.
$T_{D1}$	Delay time as measured from the logic input low to high transition (0 to 1) at the 10% point, to the 10% point of the output transition for the high side switch.
$\bar{T}_{D4}$	Same as $T_{D0-1}$ for the low side switch.
$T_{D3}$	Same as $T_{D1-1}$ for the low side switch.
$T_{R1}$	Output rise time from the 10% - 90% points for the high side switch.
$T_{R2}$	Output rise time from the 10% - 90% points for the low side switch.
$T_{F1}$	Output fall time from the 10% - 90% points for the high side switch.
$T_{F2}$	Output fall time from the 10% - 90% points for the low side switch.
$T_{D5}$	Delay time as measured from the overcurrent input 10% point to the fault output high to low transition at the 10% point.
$T_{D6}$	Delay time as measured from the reset input 10% point to the fault output low to high transition at the 90% point.
$T_{D7}$	Delay time as measured from the overcurrent 1 input 10% point to output 1 low to high transition at the 90% point.
$T_{D8}$	Delay time as measured from the overcurrent 2 input 10% point to output 2 high to low transition at the 10% point.


**Switching Time Test Circuits**

FIGURE 1. INVERTING DRIVE SWITCHING TIME (HIGH SIDE)






FIGURE 2. NON-INVERTING DRIVER SWITCHING TIME (LOW SIDE)


## Overcurrent Test Waveforms

OVERCURRENT TEST CIRCUIT

OVERCURRENT  
INPUT  
(1 OR 2)


## Packaging

16 PIN PLASTIC DIP



• ADD .003 INCHES TO DIM  
FOR SOLDER DIPPED LEADS.

16 PIN CERAMIC DIP



• INCREASE MAX LIMIT BY .003 INCHES  
MEASURED AT CENTER OF FLAT FOR  
SOLDER FINISH

Harris Semiconductor products are sold by description only. Harris Semiconductor reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Harris is believed to be accurate and reliable. However, no responsibility is assumed by Harris or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Harris or its subsidiaries.

## Sales Office Headquarters

## UNITED STATES

Harris Semiconductor  
1301 Woody Burke Road  
Melbourne, Florida 32902  
TEL: (407) 724-3739

## EUROPE

Harris Semiconductor  
Mercure Centre  
Rue de la Fusee 100  
1130 Brussels, Belgium  
TEL: (32) 2-246-21.11

## SOUTH ASIA

Harris Semiconductor H.K. Ltd  
13/F Fourseas Building  
208-212 Nathan Road  
Tsimshatsui, Kowloon  
Hong Kong  
TEL: (852) 3-723-6339

## NORTH ASIA

Harris K.K.  
Shinjuku NS Bldg. Box 6153  
2-4-1 Nishi-Shinjuku  
Shinjuku-Ku, Tokyo 163 Japan  
TEL: (81) 03-3345-8911



File Number 2847