# IS61C256AL



# 32K x 8 HIGH-SPEED CMOS STATIC RAM

#### PRELIMINARY INFORMATION DECEMBER 2005

#### **FEATURES**

- · High-speed access time: 10, 12 ns
- CMOS Low Power Operation
- 1 mW (typical) CMOS standby
  - 125 mW (typical) operating
- Fully static operation: no clock or refresh required
- TTL compatible inputs and outputs
- Single 5V power supply
- · Lead-free available

#### DESCRIPTION


The *ISSI* IS61C256AL is a very high-speed, low power, 32,768 word by 8-bit static RAMs. It is fabricated using *ISSI*'s high-performance CMOS technology. This highly reliable process coupled with innovative circuit design techniques, yields access times as fast as 10 ns maximum.

When  $\overline{CE}$  is HIGH (deselected), the device assumes a standby mode at which the power dissipation can be reduced down to 150  $\mu$ W (typical) with CMOS input levels.

Easy memory expansion is provided by using an active LOW Chip Enable ( $\overline{CE}$ ) input and an active LOW Output Enable ( $\overline{OE}$ ) input. The active LOW Write Enable ( $\overline{WE}$ ) controls both writing and reading of the memory.

The IS61C256AL is pin compatible with other 32Kx8 SRAMs and are available in 28-pin SOJ and TSOP (Type I) packages.

#### FUNCTIONAL BLOCK DIAGRAM



Copyright © 2005 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.

Integrated Silicon Solution, Inc. — www.issi.com — 1-800-379-4774 Rev.00A 11/28/05


### IS61C256AL



# PIN CONFIGURATION 28-Pin SOJ

A14 🖸 1	28 🗌 VDD
A12 🗖 2	27 🗖 👿 🖻
A7 🗖 3	26 🗌 A13
A6 🗌 4	25 🗋 A8
A5 🗌 5	24 🗋 A9
A4 🗖 6	23 🗋 A11
A3 🔲 7	22 🗍 🗖 🖻
A2 🗌 8	21 🗋 A10
A1 🗖 9	20 🗖 CE
AO 🔲 10	19 🔲 1/07
I/O0 🔲 11	18 🔲 I/O6
I/O1 🔲 12	17 🔲 1/05
I/O2 🔲 13	16 🔲 I/O4
GND 🚺 14	15 🔲 I/O3
	<u>.</u>

# PIN CONFIGURATION 28-Pin TSOP



#### **PIN DESCRIPTIONS**

A0-A14	Address Inputs
CE	Chip Enable Input
OE	Output Enable Input
WE	Write Enable Input
1/00-1/07	Bidirectional Ports
VDD	Power
GND	Ground

#### **TRUTH TABLE**

Mode	WE	CE	ŌE	I/O Operation	VDD Current
Not Selected (Power-down)	Х	Н	Х	High-Z	ISB1, ISB2
Output Disable	ed H	L	Н	High-Z	lcc
Read	Н	L	L	Dout	lcc
Write	L	L	Х	Din	lcc

#### **ABSOLUTE MAXIMUM RATINGS(1)**

Symbol	Parameter	Value	Unit	
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	V	
Tstg	Storage Temperature	-65 to +150	°C	
Pτ	Power Dissipation	1.5	W	
Ιουτ	DC Output Current (LOW)	20	mA	

Note:

 Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.



#### **OPERATING RANGE**

Range	Ambient Temperature	Speed (ns)	Vdd(V)
Commercial	0°C to +70°C	-10	5V ± 5%
Commercial	0°C to +70°C	-12	5V ± 10%
Industrial	-40°C to +85°C	-12	5V ± 10%

#### DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

Symbol	Parameter	Test Conditions		Min.	Max.	Unit
Vон	Output HIGH Voltage	$V_{DD} = Min., IOH = -4.0 mA$		2.4	_	V
Vol	Output LOW Voltage	$V_{DD} = Min., I_{OL} = 8.0 mA$		—	0.4	V
VIH	Input HIGH Voltage			2.2	VDD + 0.5	V
Vı∟	Input LOW Voltage <sup>(1)</sup>			-0.3	0.8	V
LI	Input Leakage	$GND \le V_{IN} \le V_{DD}$	Com. Ind.	-1 -2	1 2	μA
Ilo	Output Leakage	GND ≤ Vou⊤ ≤ V <sub>DD</sub> , Outputs Disabled	Com. Ind.	-1 -2	1 2	μA

**Note:** 1.  $V_{IL} = -3.0V$  for pulse width less than 10 ns.

#### POWER SUPPLY CHARACTERISTICS<sup>(1)</sup> (Over Operating Range)

Symbol	Parameter	Test Conditions		-10 Min.	) Max.	-12 Min. Max.	Unit
Symbol				IVIII I.			
CC1	VDDOperating	VDD=Max., CE=VIL	Com.	—	20	— 20	mA
	Supply Current	lou⊤=0mA,f=0	Ind.	—	—	— 25	
002	Vod Dynamic Operating	VDD=Max., CE=VIL	Com.		45	— 35	mA
	Supply Current	IOUT=0mA, f=fMAX	Ind.	_	_	— 40	
			typ.(2)			25	
SB1	TTL Standby Current	VDD=Max.,	Com.	_	1	— 1	mA
	(TTL Inputs)	$\frac{V_{IN} = V_{IH} \text{ or } V_{IL}}{CE} \ge V_{IH}, f = 0$	Ind.	—	_	— 2	
SB2	CMOSStandby	VDD=Max.,	Com.	_	350	— 350	μA
	Current (CMOS Inputs)	$\overline{CE} \ge V_{DD} - 0.2V$ ,	Ind.	_	_	— 450	1
	ΥΥΥΥΥΥΥΥΥΥΥΥΥΥΥΥΥΥΥΥΥΥΥΥΥΥΥΥΥΥΥΥΥΥΥΥΥ	Vin≥Vdd−0.2V, or Vin≤0.2V, f=0	typ. <sup>(2)</sup>			200	

Note:

1. At f = fMAX, address and data inputs are cycling at the maximum frequency, f = 0 means no input lines change.

2. Typical values are measured at  $V_{DD} = 5V$ ,  $T_A = 25^{\circ}C$  and not 100% tested.

#### CAPACITANCE<sup>(1,2)</sup>

Symbol	Parameter	Conditions	Max.	Unit
CIN	Input Capacitance	$V_{IN} = 0V$	8	pF
Соит	Output Capacitance	Vout = 0V	10	рF

Notes:

1. Tested initially and after any design or process changes that may affect these parameters. 2. Test conditions:  $T_A = 25^{\circ}C$ , f = 1 MHz,  $V_{DD} = 5.0V$ .

Symbol	Parameter	-10 ı Min.	ns Max		2 ns Max.	Unit
tRC	Read Cycle Time	10	_	12	—	ns
<b>t</b> AA	Address Access Time	_	10	_	12	ns
<b>t</b> oha	Output Hold Time	2	_	2	_	ns
tacs	CE Access Time	_	10	_	12	ns
<b>t</b> doe	OE Access Time	_	6	_	6	ns
tlzoe <sup>(2)</sup>	OE to Low-Z Output	0		0		ns
thzoe <sup>(2)</sup>	OE to High-Z Output	_	5	_	6	ns
tLZCS <sup>(2)</sup>	CE to Low-Z Output	2	—	3	—	ns
tHZCS <sup>(2)</sup>	CE to High-Z Output	_	5		7	ns
<b>t</b> PU <sup>(3)</sup>	CE to Power-Up	0	_	0	_	ns
<b>t</b> PD <sup>(3)</sup>	CE to Power-Down		10		12	ns

#### READ CYCLE SWITCHING CHARACTERISTICS<sup>(1)</sup> (Over Operating Range)

Notes:

1. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading specified in Figure 1.Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.

3. Not 100% tested.

#### AC TEST CONDITIONS

Parameter	Unit
Input Pulse Level	0V to 3.0V
Input Rise and Fall Times	3 ns
Input and Output Timing and Reference Levels	1.5V
OutputLoad	See Figures 1 and 2


#### AC TEST LOADS






# **AC WAVEFORMS**

**READ CYCLE NO. 1<sup>(1,2)</sup>** 



#### READ CYCLE NO. 2<sup>(1,3)</sup>



Notes:
1. WE is HIGH for a Read Cycle.
2. The device is continuously selected. OE, CE = VIL.
3. Address is valid prior to or coincident with CE LOW transitions.


Cumbal	Devender	-10 i		-12 Min		l lucit
Symbol	Parameter	Min.	Max	win.	Max.	Unit
twc	Write Cycle Time	10	—	12	—	ns
tscs	CE to Write End	9	_	10		ns
taw	Address Setup Time to Write End	9	—	10	—	ns
tha	Address Hold from Write End	0	—	0	—	ns
<b>t</b> sa	Address Setup Time	0		0	_	ns
tpwe1	WE Pulse Width (OE LOW)	9	_	9	_	ns
tpwe2	WE Pulse Width (OE HIGH)	8	_	8	_	ns
tsd	Data Setup to Write End	7		7	_	ns
t⊣D	Data Hold from Write End	0	_	0		ns
$t_{\text{HZWE}^{(2)}}$	WELOW to High-Z Output		6	_	6	ns
tLZWE <sup>(2)</sup>	WE HIGH to Low-Z Output	0	_	0	_	ns

#### WRITE CYCLE SWITCHING CHARACTERISTICS<sup>(1,3)</sup> (Over Operating Range)

#### Notes:


1. Test conditions assume signal transition times of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and Test condutors assume signal transition times of 3 is of less, timing reference revers of 1.3v, input pulse revers of 0 to 3.0v and output loading specified in Figure 1.
Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.
The internal write time is defined by the overlap of CE LOW and WE LOW. All signals must be in valid states to initiate a Write, which is the initiate a Write in the initiate a Write.

but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the write.




#### **AC WAVEFORMS** WRITE CYCLE NO. 1 (WE Controlled)<sup>(1,2)</sup>

Integrated Silicon Solution, Inc. — www.issi.com — 1-800-379-4774 Rev. 00A 11/29/05



#### WRITE CYCLE NO. 2(OE is HIGH During Write Cycle)<sup>(1,2)</sup>

#### WRITE CYCLE NO. 3 (OE is LOW During Write Cycle) (1)



Notes:

 The internal write time is defined by the overlap of CE LOW and WE LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the Write.

**ISSI**®

<sup>2.</sup> I/O will assume the High-Z state if  $\overline{OE} \ge V_{IH}$ .




### DATA RETENTION SWITCHING CHARACTERISTICS

Symbol	Parameter	Test Condition		Min.	<b>Typ.</b> <sup>(1)</sup>	Max.	Unit
VDR	VDDforData Retention	See Data Retention Waveform		2.0		5.5	V
DR	Data Retention Current	$VDD = 2.0V, \overline{CE} \ge VDD - 0.2V$ $VIN \ge VDD - 0.2V, \text{ or } VIN \le VSS + 0.2V$	Com. Ind.		50	90 100	μA
<b>t</b> SDR	Data Retention Setup Time	See Data Retention Waveform		0			ns
<b>T</b> RDR	RecoveryTime	See Data Retention Waveform		tRC		_	ns

Note:

1. Typical Values are measured at VDD = 5V, TA = 25°C and not 100% tested.

# DATA RETENTION WAVEFORM (CE Controlled)





#### **ORDERING INFORMATION: IS61C256AL**

### Commercial Range: 0°C to +70°C

Speed (ns)	Order Part Number	Package
10	IS61C256AL-10J	300-mil Plastic SOJ
	IS61C256AL-10JL	300-mil Plastic SOJ, Lead-free
	IS61C256AL-10T	TSOP (Type 1)
	IS61C256AL-10TL	TSOP (Type 1), Lead-free
12	IS61C256AL-12J	300-mil Plastic SOJ
	IS61C256AL-12JL	300-mil Plastic SOJ, Lead-free
	IS61C256AL-12T	TSOP (Type 1)
	IS61C256AL-12TL	TSOP (Type 1), Lead-free


### Industrial Range: -40°C to +85°C

Speed (ns)	Order Part Number	Package
12	IS61C256AL-12JI	300-mil Plastic SOJ
	IS61C256AL-12JLI	300-mil Plastic SOJ, Lead-free
	IS61C256AL-12TI	TSOP (Type 1)
	IS61C256AL-12TLI	TSOP (Type 1), Lead-free

# **PACKAGING INFORMATION**



## 300-mil Plastic SOJ Package Code: J



Copyright © 2003 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.

Integrated Silicon Solution, Inc. — www.issi.com — 1-800-379-4774 Rev. D 02/25/03

# **PACKAGING INFORMATION**




300-mil Plastic SOJ Package Code: J

MILLIMETERS			11	INCHES			
Sym.	Min.	Тур.	Max.	Min.	Тур.	Max.	
N0. Leads		28					
A	_	_	3.56	_	_	0.140	
A1	0.64	_		0.025		_	
A2	2.41	_	2.67	0.095	_	0.105	
b	0.41	_	0.51	0.016	_	0.020	
В	0.66	—	0.81	0.026	—	0.032	
С	0.20	_	0.25	0.008	_	0.010	
D	18.29	—	18.54	0.720	_	0.730	
E	8.26	_	8.76	0.325	_	0.345	
E1	7.49	_	7.75	0.295	_	0.305	
E2	6.27	_	7.29	0.247	_	0.287	
е	1.27 BSC			0.0	0.050 BSC		

	MILLIMETERS			INCHES
Sym.	Min.	Тур.	Max.	Min. Typ. Max.
N0. Leads		32		
A	_		3.56	— — 0.140
A1	0.64			0.025 — —
A2	2.41		2.67	0.095 — 0.105
b	0.41	_	0.51	0.016 — 0.020
В	0.66	_	0.81	0.026 — 0.032
С	0.20		0.25	0.008 — 0.010
D	20.83	_	21.08	0.820 — 0.830
E	8.26	_	8.76	0.325 — 0.345
E1	7.49		7.75	0.295 — 0.305
E2	6.27		7.29	0.247 — 0.287
е	1.27 BSC			0.050 BSC

### **PACKAGING INFORMATION**

#### Plastic TSOP - 28-pins Package Code: T (Type I)



Integrated Silicon Solution, Inc. PK13197T28 Rev. B 01/31/97 ISSI®