LR3791X

T-77-07-05

LR3791X

1-Chip Microcomputer with a built-in **EEPROM** for TV Tuner


Description

The LR3791X is a 4-bit microcomputer for voltage synthesizer TV tuners. This mocrocomputer integrates an EEPROM for tuning data memory, onscreen display function, and A/D and D/A converters in a single chip.

Features

- 1. CMOS silicon gate process
- 2. ROM capacity: 8192×9 bits
- 3. RAM capacity: 256×4 bits
- 4. EEPROM capacity: 50×16 bits (for tuning data memory)
- 5. Instruction cycle time : $2 \mu \text{ s/4MHz}$
- 6. Number of instructions: 57
- 7. Subroutine stack: 6 levels (including data pointer stack and interrupt)
- 8. Interrupt: 4 kinds
- 9. I/O pin: 26 pins (Including 13 pins assigned for N-ch. open drain output)
- 10. Built-in SIO function (8-bit) F7, F8 and F9 ports are used as serial data-in, serial data-out and SIO clock respectively.
- 11. A/D converter: 4 bits × 1 port (Additional two ports are mask option)
- 12. D/A converter: 14 bits ×1 port (For tuning voltage control) 6bits×5 ports (N-ch. open drain output or general purpose output)
- 13. Synchronizing signal detection counter 5 bits × 1 port (Available for general purpose input)
- 14. On-screen display control function
 - · Display characters : 24 characters × 2 lines or 12 characters×4 lines (Multiple block display is possible)
 - · Number of characters: 96
 - · Character composition: 12×12 dots
 - · Display colors: 8 colors (R, G, B and BLK output, each output can be used as general purpose output.)
 - · Background: 8 colors (with background half tone output pin)





- · Blinking: 1 sec interval (0.7 sec ON, 0.3 sec OFF)
- · Character data ROM: 12 dots×12 dots×96 characters=13824 bits
- Display data RAM: 48 characters × (7+3+1) =528 bits
 - 7: character designation
 - 3: color designation
 - 1: blinking designation
- · Character size: 2 kinds (H and V)
- 15. +5V single power supply (TYP.)
- 16. 52-pin shrink dual-in-line package

LR3791X

1-Chip Microcomputer with a built-in EEPROM for TV Tuner

T-77-07-05

Block Diagram GND 14 bit D / A converter 6bit D/A converter F 0 (29 Stack ROM 16 CLK OUT F₁(29) RAM Register 8192×9 $256 \times 4 \, \mathrm{bit}$ F₂(48) (6 level) bit вм F₃(49) 22) KE F4 (50 EEPROM 50×16 bit F, (11 Interrupt control 4 bit 34) R F 9 (13 Character A/D Display ROM ③3 G S. (26 converter RAM output 6912 bit (32) B S, (2 TC signal counter 35) BLK S 2 24 CRT Position control control osc S₃ 23 OSC_{IN} (8) Vsync (Hsync (M X X X X TC AD₁
AD₁
FP₀
FP₁

SHARR

1-Chip Microcomputer with a built-in EEPROM for TV Tuner

T-77-07-05

Pin Description

Pin No.	Pin name	ľO	I/O type	State at ACL	termination
1	AD_1	I	PD/PU/OG		ADC input
2	FP_0	ľO	PU/OD/PP	Н	General purpose I/O port. When OD is selected and the output is "High", ADC input is obtained
3	FP ₁	1/0	PU/OD/PP	Н	General purpose I/O port. When OD is selected and the output is "High" ADC input is obtained
4	FP_2	I/O	PU/OD/PP	Н	General purpose I/O port
5-9	DA ₄ -DA ₀	0.	OD/PP	L	DAC output. General purpose output port
10	F ₆	I/O	OD/PP	L	Medium voltage open drain
11	F ₇	I/O	OD/PP	L	General purpose I/O port.Medium voltage open drain
12	F ₈	I/O	OD/PP	L	General purpose I/O drain. Medium voltage open drain
13	F ₉	I/O	OD/PP	L	General purpose I/O drain. Medium voltage open drain
14	RC	I	PU		External interrupt input
15	CLK _{IN}	I	_		System clock generator
16	CLK _{OUT}	I/O		-	System clock generator
17	TEST	I	PD		Test pin. Normally at "Low"
18-21	K ₃ -K ₀	I/O	PU/OD/PP	Н	General purpose I/O port
22	KE	ľO	PU/OD/PP	Н	General purpose I/O port
23-26	S ₃ -S ₀	1/0	PU/OD/PP	Н	General purpose I/O port
27	RCS	IО	PU/OD/PP	Н	General purpose I/O port
28, 29	F ₀ , F ₁	1/0	OD/PP	H	General purpose I/O port. Medium voltage open drain
30	V _{SYNC}	I	PU	† T	Vertical synchronizing signal input
31	H _{SYNC}	I	PU		Horizontal synchronizing signal input
32	В	0	PP	L	CRT display. Blue output. General purpose output port
33	G	0	PP	L	CRT display. Green output. General purpose output port
34	R	0	PP	L	CRT display. Red output. General purpose output port
35	BLK	0	PP	L	CRT display. Blanking output. General purpose output port
36	HT	0	PP	L	CRT display. Half tone output. General purpose output port
37	GND		-	1 —	Reference voltage
38	OSCIN	I		T	Clock generator for CRT display
39	OSCOUT	I/O		1 -	Clock generator for CRT display
40	V _{DD}	Ι-	. —		Supply voltage .
41	ACL	I	PD		ACL input
42	TC	I	PD/PU/OG	I —	Event counter (50/60 Hz input)
43	HS	I	PD/PU/OD	T. —	Event counter (Synchronizing detection input). General purpose input port
44-46	B ₀ -B ₂	ľO	OD/PP	Н	General purpose I/O port. Medium voltage open drain
47	V _T	1/0	PP	Н	Tuning voltage output
48-50	F ₂ -F ₄	I/O	OD/PP	L	General purpose I/O port. Medium voltage open drain
51	F ₅	ľO	OD/PP	Н	General purpose I/O port. Medium voltage open drain
52	AD_0	I	PD/PU/OG		ADC input



OG: Open gate, PU: Pull-up, PD: Pull-down, OD: Open drain, PP: Push-pull.

1-Chip Microcomputer with a built-in EEPROM for TV Tuner

LR3791X

T-77-07-05

Absolute Maximum Ratings

Parameter	Symbol	Ratings	Unit	Note
Supply voltage	V_{DD}	-0.3 to +7.5	V	1
Input voltage	V _{IN}	-0.3 to $V_{DD} + 0.3$	v	1
Output voltage 1	Vout	-0.3 to $V_{DD} + 0.3$	V	1, 2
Output voltage 2	V _{od}	-0.3 to +15	V	1, 3
Operating temperature	Topr	-10 to +70	Ĉ	-
Storage temperature	T _{stg}	-55 to +150	C	

Note 1: Referenced to GND.

Note 2: Applied to pins other than medium voltage open drain output pin.

Note 3: Applied to medium voltage open drain output pin.

Recommended Operating Conditions

Parameter	Symbol	MIN.	TYP.	MAX.	Unit	Note
Supply voltage	V_{DD}	4.5	5.0	5.5	V	1
System clock frequency	f _{SYS}		4.0		MHz	1.
CRT clock frequency	fort		6.0	6.6	MHz	1

Note 1: Applied to the case where pins other than HSYNK, VSYNK, INT2, HS and TC are

Electrical Characteristics

 $(V_{DD}=4.5 \text{ to } 5.5 \text{V}, \text{ Ta}=-10 \text{ to } +70 \text{°C})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit	Note
	V_{IH1}		$0.9V_{DD}$		V_{DD}	V	1
Input voltage	V_{IL1}		0		$0.1V_{\mathrm{DD}}$. v	1
niput voitage	V_{IH2}		$0.7V_{DD}$		V_{DD}	v	. 2
	V_{IL2}		0		$0.3V_{\mathrm{DD}}$	V	Z
	I_{IHI}	$V_{IH} = V_{DD}$			10		
	$-I_{IL1}$	V _{IL} =0V			100	μA	3
Input current	I_{IH2}	$V_{IH} = V_{DD}$			100	A	
	$-I_{IL2}$	$V_{IL}=0V$		i	10	μA	4
	II	$V_I = 0 - V_{DD}$			10	.μA	5
	-I _{OH1}	$V_{OH} = V_{DD} - 1.0V$	1.0			mA	6
Output current	I _{OL1}	$V_{OL}=1.0V$	1.0			mA	7
Output current	I _{OL2}	$V_{OL}=2.0V$	10			mA	8
	-I _{OH3}	$V_{OH}=1.0V$	10			μА	9
ACL release voltage	V _{ACL}	External 3.0V Zener diode and resistor		3.5		V	10
Horizontal synchronizing		Horizontal synchronizing signal from TV	5.				1.
signal pulse width	t _{HSYNC}	set in "Low" stage	3 .			μs	11
Vertical synchronizing	t _{VSYNC}	Vertical synchronizing signal from TV set in	5			μς	12
signal pulse width		"Low" stage	5]		
Current consumption	I_{DD}	f_{srs} =4.0MHz, f_{CRT} =6.0MHz			20	mA	13
Input current	I _{IH3}	$V_{IH} = V_{DD}$			10		6 7 8 9 10 11
mpat current	$-I_{IL3}$	$V_{IL}=0V$			800	$\mu \mathbf{A}$	

Note 1: Applied to pins H_{SYNC}, V_{SYNC}, INT2, HS and TC.

Note 2: Applied to the case where pins other than those shown in note 1 are used as input.

Note 3: Applied to pins which pulled-up at the termination or input pin designed to pull-up by mask option.

Note 4: Applied to pins which pulled-down at the termination or input pin designated to pull-down by mask option.

Note 5: Applied to pins with open-gate at the termination or input pin designated to open-gate by mask option.

Note 6: Applied to output pin of push-pull or general purpose I/O designated to push-pull by mask option.

Note 7: Applied to general purpose I/O in accelulation medium pulltage and the push-pull by mask option.

Note 5: Applied to output pin of push-pull or general purpose I/O designated to pin Note 7: Applied to general purpose I/O pin excluding medium voltage open-drain.

Note 8: Applied to medium voltage open-drain pin.

Note 9: Applied to general purpose I/O pin designated to pull-up by mask option.

Note 10: Applied to ACL pin.

Note 11: Applied to HSYNC pin.

Note 12: Applied to VSYNC pin.

Note 13: No-load condition.

Note 14: Applied to general purpose I/O pin designated to pull-up by mask option.

646

■ EEPROM Memory Characteristics

Endurance of erase/write cycle: 10⁵ times Data hold time characteristics: 10 years

Functions

(1) Interrupt

The following four kinds of interrupt are available.

① External interrupt from INT pin

34-64 μ s after the signal applied to $\overline{\text{INT}}$ pin is fallen, it is judged as the interrupt signal, and interrupt request flip-flop is set.

② Internal interrupt from 8 ms timer

An internal interrupt is generated every 8 ms all the time, and interrupt request flip-flop is set.

③ Internal interrupt from event counter

Interrupt request flip-flop is set by overflowing of 4-bit event counter (up counter) which counts the input from TC pin.

(4) External interrupt from SIO

When serial from F_7 is input as much as 8 bits, interrupt request flip-flop is set.

(2) 14-bit D/A converter (V_T)

14-bit D/A converter outputs the pulse row which is pulse-width modulated (PWM) from $V_{\rm T}$ corresponding to 14-bit data stored in RAM and converts it to tuning voltage using a simple external low pass filter. Output waveform of $V_{\rm T}$ divides frequency $T_{\rm O}$ (repeated frequency 8.192ms) into 2^{14} pieces minimum pulse width " $t_{\rm O}$ " (500ns) and executes pulse width modulation according to 14-bit data at " $t_{\rm O}$ " unit.

(3) 6-bit D/A converter (DA₀-DA₄)

6-bit D/A converter outputs the pulse row which is pulse-width modulated (PWM) from DA corresponding to 6-bit data stored in RAM.

DA₀-DA₄ output waveform divides frequency T_0 (repeated frequency 512 μ s) into 2^6 pieces minimum pulse width " t_0 " (8 μ s) and executes pulse width modulation at " t_0 " unit according to 6-bit data.

The DA_0 - DA_4 is an Nch medium voltage (+12V) open drain output.

(4) Remote control signal timer

Pulse interval of the signal which is applied to the external interrupt circuit from $\overline{\rm INT}$ pin can be measured in the range of 0 to 4.096ms based on the reference clock (256 μ s unit×16). This counter consists of 4 bits, and counter value can be transferred to the accumulator Acc. When the interval exceeds 4.096ms, counter value remains "F" even if it is transferred to the accumulator Acc.

(5) A/D converter (AD₀, AD₁, FP₀, FP₁)

A/D converter inputs include four pins such as AD_0 , AD_1 inputs and FP_0 , FO_1 inputs. These are selected by the program. Analog voltage at the selected pin is compared with 16 kinds of voltages by the software one by one and can be converted into 4-bit data.

(6) 5-bit counter (HS)

The HS input consists of a 5-bit counter and latch which stores upper 4 bits. After the counter is reset for the first time, it counts the pulse being input to HS pin for 1.02ms. Following this, the content of a counter is latched by $2\,\mu$ s. The counter is reset again to execute pulse counting. The content thus latched can be transferred to the accumulator Acc.

(7) K₀-K₃, S₀-S₃, FP₀-FP₂, RCS and KE pins

These are of general purpose I/O pins. Selection of output format of push-pull, open drain and pull-up is carried out at ROM masking. The relation between input/output state vs. termination is as follows:

Pin	Termination	I/O	Output data set
	Push-pull	0	don't care
1/0	0	0	don't care
I/O	Open drain, Pull-up	· I	Set the output state to go High

In the case output format is of push-pull, use it as an output.

(8) F_0 - F_9 and B_0 - B_2 pins

These pins are of Nch medium voltage (+12V) open drain I/O. The output should be "High" when input. In the case push-pull output format is selected by mask option, use it as an output.


(9) EEPROM

Built-in EEPROM is organized as 50 words×16 bits. When writing, 16-bit data stored in RAM is written. When reading, 16-bit data of EEPROM is stored in RAM at 4-bit unit through an accumulator.

(10) Serial interface

The serial interface consists of an 8-bit shift register and a 3-bit counter, and can be used for serial data input/output. When a serial interface is used, each flag of SM register should be set by programming.





Serial interface block diagram

SM2: Operation/non-operation of serial interface is selected. "0": Non-operation (In this case, F₇, F₈ and F₉ pins ares used as general purpose I/O). "1": Operation SM₁: SO (F₈ pin) state is selected. "0": Becomes high impedance and is used exclusively SM Register for input. Fig. 2 "1": Content of shift register is output. SMo: Transfer clock is selected. "0": External clock. (input from F9 pin) "1": Internal clock (500kHz). (also output from F9 pin) All SM flags are reset at "0" at ACL.

As for serial shift operation, the most significant bit (MSB) of a shift register is taken out at the falling edge of a serial clock and is output to F₈ pin if SM₂ and SM₁ flags are being set. In the meantime, the data input to F₇ pin while the serial clock is at "Low" is transferred to the least significant bit (LSB) at the rising edge of a serial clock, and the content of a shift register is shifted to upper location by 1-bit.

As for data setting of an 8-bit shift register, 8-bit data being stored in RAM is transferred. At data reading from an 8-bit shift register, upper 4 bits and lower 4 bits are taken into accumulator respectively.

(11) CRT display

The CRT display control circuit is controlled by setting various control registers from the accumulator and memory. 96 kinds of character patterns are displayed in the form of 24 characters × 2 lines or 12 characters × 4 lines. Color designation is possible for each character unit. Each display character is composed of 12×12 dots.

 Setting of character data The character data is stored into character RAM. Composition of one word of character RAM is as follows:




Fig. 3 Composition of display RAM data

As for character data, 11-bit data stored in the data RAM is transferred. The address of character RAM is designated by an exclusive address register. The value of address is set by transferring 6-bit data stored in the data RAM. The value of address register is automatically counted up when character data is transferred.

② Positionning of display The start point of character display can be set by 32 stages at 8H





Fig. 4



* Standby period Lower case character (1/fosc × 25) ns Upper case character (1/fosc × 49) ns

Fig. 5 Display position 1

LR3791

unit to vertical direction and 16 stages at $8/f_{\rm OSC}$ sec unit to horizontal direction. This is determined by horizontal start point register (H register) and vertical start point register (V register). As for display, 24 characters $\times 2$ lines or 12 characters $\times 4$ lines can be controlled by the most significant bit of V register. The display can be divided into two blocks. As

ery two lines.

As for the value of horizontal and vertical start point registers, 4-bit value or 11-bit value stored in the data RAM is transferred.

for 24 characters × 2 lines, it is divided every one

line, and for 12 characters × 4 lines, it is divided ev-

H₃ H₂ H₁ H₀

Horizontal start point is set to $8/f_{OSC}$ sec \times (0000 - 1111)

Fig. 6 H Register




Fig. 7 V register

When the 2nd vertical start data is set at 00000, block division to vertical direction is not available.

③ Display ON/OFF and Blinking Display ON/OFF and blinking are set by setting the data to 4-bit register.





Fig. 8



4 Color designation of background Entire background of the block where characters are displayed can be designated by setting the data to 4-bit register.

⑤ Color designation of entire background The color of background of entire screen can be designated by setting 4-bit data to the register.

BO ABR ABG ABB

Entire background is displayed colors ABR: Red ABG: Green ABB: Blue


"0": without entire background

"1" : Entire background is displayed by designated colors, and "High" signal is output at output pins BLK and HT.

Fig. 10

6 Setting of halftone When characters are being displayed, it is possible to output the timing signal from HT pin in order to reduce the brightness of character background (block portion). This is done by setting the data to 2-bit register.

When HT bit is set at "1" to display the background and entire background, the background portion is displayed by the color including that of entire background.



HTR F/F	HT F/F	HT output
1	*	High
0	0	Low
0	1	Half tone output

Fig. 11

	ZΒι	ZB₀	Operation
	*	0	No blink
->	0	1	Only characters blink
-	1	1	Entire blocks blink
	DS 1	DS₀	Operation
	*	0	Entire screen OFF
	0	1	Entire screen OFF except for background
	1	1	Entire screen ON

Fig. 9

- Line background and ON/OFF of line display Line background and ON/OFF of line display can be designated by setting the character value of D₆-D₀ in one word in character RAM to the following specific value. (See Fig. 3)
- i) When D_6 , D_5 , D_4 , D_3 , D_2 , D_1 , $D_0=1$, 1, 1, 1, 1, 0, 0, background of the display following to this data in the same line becomes ON. (This has nothing to do with background register BGS.)
- ii) When D_6 , D_5 , D_4 , D_3 , D_2 , D_1 , $D_0=1$, 1, 1, 1, 1, 0, 1, background of the display following to this data in the same line becomes OFF. (This has nothing to do with background register BGS.)
- iii) When D_6 , D_5 , D_4 , D_3 , D_2 , D_1 , $D_0=1$, 1, 1, 1, 1, 0, display following to this data in the same line becomes OFF. (This has nothing to do with display ON/OFF register.)
- iv) When D_6 , D_5 , D_4 , D_3 , D_2 , D_1 , $D_0=1$, 1, 1, 1, 1, 1, display following to this data in the same line becomes ON. (This is applicable to the case where display ON/OFF register is ON).

After the foregoing data setting, the portion should be blank without background.

Taking-in of CRT display states

- 1) Of the CRT display states, the position of vertical direction dot of displaying characters can be taken into the accummulator Acc.
- 2) Of the CRT display states, the line number of display can be taken into the accumulator Acc.
- 3) Of the CRT display states, vertical synchronizing signal $\overline{V_{SYNC}}$ and display division completion signal can be taken.

By using these functions, multiple line block display is possible.

9 Designation of character size Four kinds of character size can be set in every line.

Character size	Horizontal	Vertical
Lower case characters	12/f _{OSC}	12H
Horizontally double size characters	24/f _{OSC}	12H
Vertically double size characters	12/f _{OSC}	24H
Horizontally and vertically double size characters	24/f _{OSC}	24H

Character ROM data 96 kinds of character ROMs can be designated. Each character is composed of 12×12 dots.




Fig. 12 Example of character

(12) CLK_{IN}, CLK_{OUT}

CLK_{IN} and CLK_{OUT} pins are used for system clock generation. A ceramic oscillator of 4.0MHz and capacitors are connected as shown in Fig. 13.



Fig. 13 System clock oscillation circuit

(13) H_{SYNC}, V_{SYNC}

 $\overline{H_{SYNC}}$ and $\overline{V_{SYNC}}$ are input pins which receive the timing from TV set, etc. to set the position of display on the CRT. Square wave pulse with 0-5V amplitude corresponding to horizontal synchronizing signal and vertical synchronizing signal is input to H_{SYNC} and V_{SYNC} respectively. Input polarity is of Low level active.

(14) OSCIN, OSCOUT

OSCIN and OSCOUT external CR connection pins which generate clocks for CRT display.



Fig. 14 **CRT** display oscillation circuit

(15) Standby Function

It is possible to enter into standby mode by executing an instruction in order to reduce current consumption, and then both system clock and CRT display clock are inactivated. In standby mode, control RAM, output latches the C flag and CRT display RAM remain operative.

Standby mode may be cleared with the F_1 pin to go "Low" externally and in approximately 4ms after the system clock started oscillation. At this moment, the program counter is set at address 4 where the program restarts.


Note: That S1 pin can not be used as the output pin in the system where standby mode is used.

1-Chip Microcomputer with a built-in EEPROM for TV Tuner

LR3791X

T-77-07-05

System Configuration Example





SHARP