

CYPRESS  
SEMICONDUCTOR

PRELIMINARY

CY7C106

262,144 x 4 Static R/W RAM

**Features**

- High speed  
—  $t_{AA} = 25$  ns
- CMOS for optimum speed/power
- Low active power  
— 825 mW
- Low standby power  
— 165 mW
- Automatic power-down when deselected
- TTL-compatible inputs and outputs

**Functional Description**


The CY7C106 is a high-performance CMOS static RAM organized as 262,144 words by 4 bits. Easy memory expansion is provided by an active LOW chip enable ( $\overline{CE}$ ), an active LOW output enable ( $\overline{OE}$ ), and three-state drivers. The device has an automatic power-down feature that reduces power consumption by more than 70% when deselected.

Writing to the device is accomplished by taking chip enable ( $\overline{CE}$ ) and write enable ( $\overline{WE}$ ) inputs LOW. Data on the four I/O pins ( $I/O_0$  through  $I/O_3$ ) is then written into the location specified on the address pins ( $A_0$  through  $A_{17}$ ).



Reading from the device is accomplished by taking chip enable ( $\overline{CE}$ ) and output enable ( $\overline{OE}$ ) LOW while forcing write enable ( $\overline{WE}$ ) HIGH. Under these conditions, the contents of the memory location specified by the address pins will appear on the four I/O pins.

The four input/output pins ( $I/O_0$  through  $I/O_3$ ) are placed in a high-impedance state when the device is deselected ( $\overline{CE}$  HIGH), the outputs are disabled ( $\overline{OE}$  HIGH), or during a write operation ( $\overline{CE}$  and  $\overline{WE}$  LOW).

The CY7C106 is available in 32-pin leadless chip carriers and standard 28-pin, 400-mil-wide DIPs and SOJs.

**Logic Block Diagram**

C106-1

**Pin Configurations**

C106-2

**Selection Guide**

|                                |            | 7C106-25 | 7C106-35 | 7C106-45 |
|--------------------------------|------------|----------|----------|----------|
| Maximum Access Time (ns)       |            | 25       | 35       | 45       |
| Maximum Operating Current (mA) | Commercial | 150      | 125      | 115      |
|                                | Military   | 150      | 125      | 115      |
| Maximum Standby Current (mA)   | Commercial | 30       | 25       | 25       |
|                                | Military   | 35       | 30       | 30       |



PRELIMINARY CY7C106

T-46-23-10

**Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature ..... - 65°C to +150°C  
 Ambient Temperature with  
 Power Applied ..... - 55°C to +125°C  
 Supply Voltage on V<sub>CC</sub> Relative to GND<sup>[1]</sup> . - 0.5V to +7.0V  
 DC Voltage Applied to Outputs  
 in High Z State<sup>[1]</sup> ..... - 0.5V to +7.0V  
 DC Input Voltage<sup>[1]</sup> ..... - 0.5V to +7.0V  
 Current into Outputs (LOW) ..... 20 mA

Static Discharge Voltage ..... >2001V  
(per MIL-STD-883, Method 3015)

Latch-Up Current ..... &gt;200 mA

**Operating Range**

| Range      | Ambient Temperature <sup>[2]</sup> | V <sub>CC</sub> |
|------------|------------------------------------|-----------------|
| Commercial | 0°C to +70°C                       | 5V ± 10%        |
| Military   | - 55°C to +125°C                   | 5V ± 10%        |



SRAMS

**Electrical Characteristics Over the Operating Range<sup>[3]</sup>**

| Parameters       | Description                                      | Test Conditions                                                                                                                                   | 7C106-25 |                       | 7C106-35 |                       | 7C106-45 |                       | Units |
|------------------|--------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------|----------|-----------------------|----------|-----------------------|----------|-----------------------|-------|
|                  |                                                  |                                                                                                                                                   | Min.     | Max.                  | Min.     | Max.                  | Min.     | Max.                  |       |
| V <sub>OH</sub>  | Output HIGH Voltage                              | V <sub>CC</sub> = Min., I <sub>OH</sub> = - 4.0 mA                                                                                                | 2.4      |                       | 2.4      |                       | 2.4      |                       | V     |
| V <sub>OL</sub>  | Output LOW Voltage                               | V <sub>CC</sub> = Min., I <sub>OL</sub> = 8.0 mA                                                                                                  |          | 0.4                   |          | 0.4                   |          | 0.4                   | V     |
| V <sub>IH</sub>  | Input HIGH Voltage                               |                                                                                                                                                   | 2.2      | V <sub>CC</sub> + 0.3 | 2.2      | V <sub>CC</sub> + 0.3 | 2.2      | V <sub>CC</sub> + 0.3 | V     |
| V <sub>IL</sub>  | Input LOW Voltage <sup>[1]</sup>                 |                                                                                                                                                   | - 0.3    | 0.8                   | - 0.3    | 0.8                   | - 0.3    | 0.8                   | V     |
| I <sub>Ix</sub>  | Input Load Current                               | GND ≤ V <sub>I</sub> ≤ V <sub>CC</sub>                                                                                                            | - 10     | +10                   | - 10     | +10                   | - 10     | +10                   | μA    |
| I <sub>OZ</sub>  | Output Leakage Current                           | GND ≤ V <sub>I</sub> ≤ V <sub>CC</sub> ,<br>Output Disabled                                                                                       | - 10     | +10                   | - 10     | +10                   | - 10     | +10                   | μA    |
| I <sub>OS</sub>  | Output Short Circuit Current <sup>[4]</sup>      | V <sub>CC</sub> = Max., V <sub>OUT</sub> = GND                                                                                                    |          | - 300                 |          | - 300                 |          | - 300                 | mA    |
| I <sub>CC</sub>  | V <sub>CC</sub> Operating Supply Current         | V <sub>CC</sub> = Max., I <sub>OUT</sub> = 0 mA,<br>f = f <sub>MAX</sub> = 1/t <sub>RC</sub>                                                      | Com'l    | 150                   |          | 125                   |          | 115                   | mA    |
|                  |                                                  |                                                                                                                                                   | Mil      | 150                   |          | 125                   |          | 115                   |       |
| I <sub>SB1</sub> | Automatic CE Power-Down Current<br>— TTL Inputs  | Max. V <sub>CC</sub> , CE ≥ V <sub>IH</sub> ,<br>V <sub>IN</sub> ≥ V <sub>IH</sub> or V <sub>IN</sub> ≤ V <sub>IL</sub> ,<br>f = f <sub>MAX</sub> | Com'l    | 30                    |          | 25                    |          | 25                    | mA    |
|                  |                                                  |                                                                                                                                                   | Mil      | 35                    |          | 30                    |          | 30                    |       |
| I <sub>SB2</sub> | Automatic CE Power-Down Current<br>— CMOS Inputs | Max. V <sub>CC</sub> , CE ≥ V <sub>CC</sub> - 0.3V,<br>V <sub>IN</sub> ≥ V <sub>CC</sub> - 0.3V or V <sub>IN</sub> ≤ 0.3V, f = 0                  | Com'l    | 10                    |          | 10                    |          | 10                    | mA    |
|                  |                                                  |                                                                                                                                                   | Mil      | 10                    |          | 10                    |          | 10                    |       |

**Capacitance<sup>[5]</sup>**

| Parameters       | Description        | Test Conditions                                             | Max. | Units |
|------------------|--------------------|-------------------------------------------------------------|------|-------|
| C <sub>IN</sub>  | Input Capacitance  | T <sub>A</sub> = 25°C, f = 1 MHz,<br>V <sub>CC</sub> = 5.0V | 10   | pF    |
| C <sub>OUT</sub> | Output Capacitance |                                                             | 12   | pF    |

**Notes:**



1. V<sub>IL</sub> (min.) = - 2.0V for pulse durations of less than 20 ns.
2. T<sub>A</sub> is the "instant on" case temperature.
3. See the last page of this specification for Group A subgroup testing information.
4. Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
5. Tested initially and after any design or process changes that may affect these parameters.



PRELIMINARY CY7C106

T-46-23-10

## AC Test Loads and Waveforms

Switching Characteristics Over the Operating Range<sup>[2,6]</sup>

| Parameters                    | Description                                     | 7C106-25 |      | 7C106-35 |      | 7C106-45 |      | Units |
|-------------------------------|-------------------------------------------------|----------|------|----------|------|----------|------|-------|
|                               |                                                 | Min.     | Max. | Min.     | Max. | Min.     | Max. |       |
| READ CYCLE                    |                                                 |          |      |          |      |          |      |       |
| t <sub>RC</sub>               | Read Cycle Time                                 | 25       |      | 35       |      | 45       |      | ns    |
| t <sub>AA</sub>               | Address to Data Valid                           |          | 25   |          | 35   |          | 45   | ns    |
| t <sub>OHA</sub>              | Data Hold from Address Change                   | 5        |      | 5        |      | 5        |      | ns    |
| t <sub>ACE</sub>              | $\overline{CE}$ LOW to Data Valid               |          | 25   |          | 35   |          | 45   | ns    |
| t <sub>DOE</sub>              | $\overline{OE}$ LOW to Data Valid               |          | 10   |          | 15   |          | 20   | ns    |
| t <sub>LZOE</sub>             | $\overline{OE}$ LOW to Low Z                    | 0        |      | 0        |      | 0        |      | ns    |
| t <sub>HZOE</sub>             | $\overline{OE}$ HIGH to High Z <sup>[7]</sup>   |          | 10   |          | 15   |          | 20   | ns    |
| t <sub>LZCE</sub>             | $\overline{CE}$ LOW to Low Z <sup>[8]</sup>     | 5        |      | 5        |      | 5        |      | ns    |
| t <sub>HZCE</sub>             | $\overline{CE}$ HIGH to High Z <sup>[7,8]</sup> |          | 10   |          | 15   |          | 20   | ns    |
| t <sub>PU</sub>               | $\overline{CE}$ LOW to Power-Up                 | 0        |      | 0        |      | 0        |      | ns    |
| t <sub>PD</sub>               | $\overline{CE}$ HIGH to Power-Down              |          | 25   |          | 35   |          | 45   | ns    |
| WRITE CYCLE <sup>[9,10]</sup> |                                                 |          |      |          |      |          |      |       |
| t <sub>WC</sub>               | Write Cycle Time                                | 25       |      | 35       |      | 45       |      | ns    |
| t <sub>SCE</sub>              | $\overline{CE}$ LOW to Write End                | 20       |      | 25       |      | 30       |      | ns    |
| t <sub>AW</sub>               | Address Set-Up to Write End                     | 20       |      | 25       |      | 30       |      | ns    |
| t <sub>HA</sub>               | Address Hold from Write End                     | 0        |      | 0        |      | 0        |      | ns    |
| t <sub>SA</sub>               | Address Set-Up to Write Start                   | 0        |      | 0        |      | 0        |      | ns    |
| t <sub>PWE</sub>              | $\overline{WE}$ Pulse Width                     | 20       |      | 25       |      | 30       |      | ns    |
| t <sub>SD</sub>               | Data Set-Up to Write End                        | 15       |      | 20       |      | 25       |      | ns    |
| t <sub>HD</sub>               | Data Hold from Write End                        | 0        |      | 0        |      | 0        |      | ns    |
| t <sub>LZWE</sub>             | $\overline{WE}$ HIGH to Low Z <sup>[7]</sup>    | 5        |      | 5        |      | 5        |      | ns    |
| t <sub>HZWE</sub>             | $\overline{WE}$ LOW to High Z <sup>[7,8]</sup>  |          | 15   |          | 20   |          | 25   | ns    |




## Notes:

- Test conditions assume signal transition time of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified  $I_{OL}/I_{OH}$  and 30-pF load capacitance.
- $t_{HZOE}$ ,  $t_{HZCE}$ , and  $t_{HZWE}$  are specified with a load capacitance of 5 pF as in part (b) of AC Test Loads. Transition is measured  $\pm 500$  mV from steady state voltage.
- At any given temperature and voltage condition,  $t_{HZCE}$  is less than  $t_{LZCE}$  and  $t_{HZWE}$  is less than  $t_{LZWE}$  for any given device.
- The internal write time of the memory is defined by the overlap of  $\overline{CE}$  and  $\overline{WE}$  LOW.  $\overline{CE}$  and  $\overline{WE}$  must be LOW to initiate a write, and the transition of either of these signals can terminate the write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the write.
- The minimum write cycle time for Write Cycle No. 3 ( $\overline{WE}$  controlled,  $\overline{OE}$  LOW) is the sum of  $t_{HZWE}$  and  $t_{SD}$ .



PRELIMINARY CY7C106

## Switching Waveforms

Read Cycle No. 1<sup>[11, 12]</sup>Read Cycle No. 2 ( $\overline{OE}$  Controlled)<sup>[11, 13]</sup>Write Cycle No. 1 ( $\overline{CE}$  Controlled)<sup>[14, 15]</sup>

## Notes:

11. Device is continuously selected.  $\overline{OE}$  and  $\overline{CE} = V_{IL}$ .12.  $\overline{WE}$  is HIGH for read cycle.13. Address valid prior to or coincident with  $\overline{CE}$  transition LOW.14. If  $\overline{CE}$  goes HIGH simultaneously with  $\overline{WE}$  going HIGH, the output remains in a high-impedance state.15. Data I/O is high impedance if  $\overline{OE} = V_{IH}$ .




PRELIMINARY


CY7C106

## Switching Waveforms

T-46-23-10

Write Cycle No. 2 ( $\overline{WE}$  Controlled,  $\overline{OE}$  HIGH During Write)<sup>[14,15]</sup>

C108-9

Write Cycle No. 3 ( $\overline{WE}$  Controlled,  $\overline{OE}$  LOW)<sup>[10,15]</sup>

C108-10

## Truth Table

| CE | OE | WE | I/O <sub>0</sub> - I/O <sub>3</sub> | Mode                       | Power                |
|----|----|----|-------------------------------------|----------------------------|----------------------|
| H  | X  | X  | High Z                              | Power-Down                 | Standby ( $I_{SB}$ ) |
| L  | L  | H  | Data Out                            | Read                       | Active ( $I_{CC}$ )  |
| L  | X  | L  | Data In                             | Write                      | Active ( $I_{CC}$ )  |
| L  | H  | H  | High Z                              | Selected, Outputs Disabled | Active ( $I_{CC}$ )  |



PRELIMINARY CY7C106

## Ordering Information

| Speed (ns) | Ordering Code | Package Type | Operating Range |
|------------|---------------|--------------|-----------------|
| 25         | CY7C106-25DC  | D41          | Commercial      |
|            | CY7C106-25LC  | L75          |                 |
|            | CY7C106-25PC  | P41          |                 |
|            | CY7C106-25VC  | V28          |                 |
|            | CY7C106-25DMB | D41          |                 |
|            | CY7C106-25LMB | L75          |                 |
| 35         | CY7C106-35DC  | D41          | Commercial      |
|            | CY7C106-35LC  | L75          |                 |
|            | CY7C106-35PC  | P41          |                 |
|            | CY7C106-35VC  | V28          |                 |
|            | CY7C106-35DMB | D41          |                 |
|            | CY7C106-35LMB | L75          |                 |
| 45         | CY7C106-45DC  | D41          | Commercial      |
|            | CY7C106-45LC  | L75          |                 |
|            | CY7C106-45PC  | P41          |                 |
|            | CY7C106-45VC  | V28          |                 |
|            | CY7C106-45DMB | D41          |                 |
|            | CY7C106-45LMB | L75          |                 |

MILITARY SPECIFICATIONS  
Group A Subgroup Testing

T-46-23-10

## DC Characteristics

| Parameters           | Subgroups |
|----------------------|-----------|
| V <sub>OH</sub>      | 1, 2, 3   |
| V <sub>OL</sub>      | 1, 2, 3   |
| V <sub>IH</sub>      | 1, 2, 3   |
| V <sub>IL Max.</sub> | 1, 2, 3   |
| I <sub>IX</sub>      | 1, 2, 3   |
| I <sub>OZ</sub>      | 1, 2, 3   |
| I <sub>CC</sub>      | 1, 2, 3   |
| I <sub>SB1</sub>     | 1, 2, 3   |
| I <sub>SB2</sub>     | 1, 2, 3   |



SRAMS

## Switching Characteristics

| Parameters       | Subgroups       |
|------------------|-----------------|
| READ CYCLE       |                 |
| t <sub>RC</sub>  | 7, 8, 9, 10, 11 |
| t <sub>AA</sub>  | 7, 8, 9, 10, 11 |
| t <sub>OHA</sub> | 7, 8, 9, 10, 11 |
| t <sub>ACE</sub> | 7, 8, 9, 10, 11 |
| t <sub>DOE</sub> | 7, 8, 9, 10, 11 |
| WRITE CYCLE      |                 |
| t <sub>WC</sub>  | 7, 8, 9, 10, 11 |
| t <sub>SCE</sub> | 7, 8, 9, 10, 11 |
| t <sub>AW</sub>  | 7, 8, 9, 10, 11 |
| t <sub>HA</sub>  | 7, 8, 9, 10, 11 |
| t <sub>SA</sub>  | 7, 8, 9, 10, 11 |
| t <sub>PWE</sub> | 7, 8, 9, 10, 11 |
| t <sub>SD</sub>  | 7, 8, 9, 10, 11 |
| t <sub>HD</sub>  | 7, 8, 9, 10, 11 |

Document #: 38-00149-B