



General Description

The MAX9259/MAX9260 chipset presents Maxim's gigabit multimedia serial link (GMSL) technology. The MAX9259 serializer pairs with the MAX9260 deserializer to form a complete digital serial link for joint transmission of high-speed video, audio, and control data.

The MAX9259/MAX9260 allow a maximum serial payload data rate of 2.5Gbps for a 15m shielded twisted-pair (STP) cable. The 24-bit or 32-bit width parallel interface operates up to a maximum bus clock of 104MHz or 78MHz, respectively. This serial link supports display panels from QVGA (320 x 240) up to XGA (1280 x 768). or dual-view WVGA (2 x 854 x 480).

The 24-bit or 32-bit mode handles 21 or 29 bits of data. along with an I2S input, supporting 4- to 32-bit audio word lengths and an 8kHz to 192kHz sample rate. The embedded control channel forms a full-duplex, differential 100kbps to 1Mbps UART link between the serializer and deserializer. The host electronic control unit (ECU) or microcontroller (µC) resides either on the MAX9259 (for video display) or on the MAX9260 (for image sensing). In addition, the control channel enables ECU/µC control of peripherals in the remote side of the serial link through I2C (base mode) or a user-defined full-duplex UART format (bypass mode).

The MAX9259 serializer driver preemphasis and channel equalizer on the MAX9260 extend the link length and enhance the link reliability. Spread spectrum is available on the MAX9259/MAX9260 to reduce EMI on the serial and parallel output data signals. The differential link complies with the ISO 10605 and IEC 61000-4-2 ESDprotection standards.

The core supplies for the MAX9259/MAX9260 are 1.8V and 3.3V, respectively. Both devices use an I/O supply from 1.8V to 3.3V. These devices are available in a 64-pin TQFP package (10mm x 10mm) and a 56-pin TQFN package (8mm x 8mm x 0.75mm) with an exposed pad. Electrical performance is guaranteed over the -40°C to +105°C automotive temperature range.

Applications

High-Speed Serial-Data Transmission for Display High-Speed Serial-Data Transmission for Image Sensing

Automotive Navigation, Infotainment, and Image-Sensing Systems

Features

- ◆ 2.5Gbps Payload Rate, AC-Coupled Serial Link with 8B/10B Line Coding
- ♦ 24-Bit or 32-Bit Programmable Parallel Input Bus Supports Up to XGA (1280 x 768) or Dual-View WVGA (2 x 854 x 480) Panels with 18-Bit or 24-Bit Color
- ♦ 8.33MHz to 104MHz (24-Bit Bus) or 6.25MHz to 78MHz (32-Bit Bus) Parallel Data Rate
- ♦ Support Two/Three 10-Bit Camera Links at 104MHz/78MHz Maximum Pixel Clock
- ◆ 4-Bit to 32-Bit Word Length, 8kHz to 192kHz I²S **Audio Channel Supports High-Definition Audio**
- ◆ Embedded Half-/Full-Duplex Bidirectional Control Channel (100kbps to 1Mbps)
- ♦ Separate Interrupt Signal Supports Touch-Screen **Functions for Display Panels**
- ♦ Remote-End I²C Master for Peripherals
- ♦ Preemphasis Line Driver (MAX9259)/Line Equalizer (MAX9260)
- Programmable Spread Spectrum on the Serial or **Parallel Data Outputs Reduce EMI**
- ◆ Deserializer Does Not Require an External Clock
- ◆ Auto Data-Rate Detection Allows "On-The-Fly" **Data-Rate Change**
- ♦ Input Clock PLL Jitter Attenuator (MAX9259)
- ♦ Built-In PRBS Generator/Checker for BER Testing
- ◆ Line-Fault Detector Detects Wire Shorts to Ground, Battery, or Open Link
- ◆ ISO 10605 and IEC 61000-4-2 ESD Protection
- → -40°C to +105°C Operating Temperature Range
- Patent Pending

Ordering Information

PART	TEMP RANGE	PIN-PACKAGE
MAX9259GCB/V+	-40°C to +105°C	64 TQFP-EP*
MAX9259GCB/V+T	-40°C to +105°C	64 TQFP-EP*
MAX9259GTN/V+T	-40°C to +105°C	56 TQFN-EP*
MAX9260GCB/V+	-40°C to +105°C	64 TQFP-EP*
MAX9260GCB/V+T	-40°C to +105°C	64 TQFP-EP*

N denotes an automotive qualified part.

- +Denotes a lead(Pb)-free/RoHS-compliant package.
- *EP = Exposed pad.

T = Tape and reel.

Typical Applications Circuit appears at end of data sheet.

Maxim Integrated Products 1

ABSOLUTE MAXIMUM RATINGS

AVDD to AGND	
MAX9259	0.5V to +1.9V
MAX9260	0.5V to +3.9V
DVDD to GND (MAX9259)	0.5V to +1.9V
DVDD to DGND (MAX9260)	0.5V to +3.9V
IOVDD to GND (MAX9259)	
IOVDD to IOGND (MAX9260)	0.5V to +3.9V
Any Ground to Any Ground	
OUT+, OUT- to AGND (MAX9259)	0.5V to +1.9V
IN+, IN- to AGND (MAX9260)	
LMN_ to GND (MAX9259)	
(60k Ω source impedance)	0.5V to +3.9V
All Other Pins to GND (MAX9259)0.5V to	
All Other Pins to IOGND (MAX9260)0.5V to	to (IOVDD + 0.5V)
OUT+, OUT- Short Circuit to Ground or	,
Supply (MAX9259)	Continuous
IN+, IN- Short Circuit to Ground or	
Supply (MAX9260)	Continuous
Continuous Power Dissipation ($T_A = +70^{\circ}C$)	
64-Pin TQFP (derate 31.3mW/°C above +7	0°C)2508mW
56-Pin TQFN (derate 47.6mW/°C above +7	0°C)3809.5mW
•	•

ESD Protection	
Human Body Model (RD = $1.5k\Omega$, CS = $100pF$	=)
(OUT+, OUT-) to AGND (MAX9259)	±8kV
(IN+, IN-) to AGND (MAX9260)	±8kV
All Other Pins to Any Ground (MAX9259)	±4kV
All Other Pins to Any Ground (MAX9260)	±4kV
IEC 61000-4-2 (R _D = 330Ω , C _S = 150 pF)	
Contact Discharge	
(OUT+, OUT-) to AGND (MAX9259)	±10kV
(IN+, IN-) to AGND (MAX9260)	±8kV
Air Discharge	
(OUT+, OUT-) to AGND (MAX9259)	±12kV
(IN+, IN-) to AGND (MAX9260)	±10kV
ISO 10605 (RD = $2k\Omega$, Cs = 330pF)	
Contact Discharge	
(OUT+, OUT-) to AGND (MAX9259)	
(IN+, IN-) to AGND (MAX9260)	±8kV
Air Discharge	
(OUT+, OUT-) to AGND (MAX9259)	
(IN+, IN-) to AGND (MAX9260)	
Operating Temperature Range	10°C to +105°C
Junction Temperature	
Storage Temperature Range6	
Lead Temperature (soldering, 10s)	+300°C
Soldering Temperature (reflow)	+260°C

PACKAGE THERMAL CHARACTERISTICS (Note 1)

 56 TQFN

Junction-to-Ambient Thermal Resistance (θ_{JA}).......21°C/W Junction-to-Case Thermal Resistance (θ_{JC}).............1°C/W

Note 1: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maxim-ic.com/thermal-tutorial.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

MAX9259 DC ELECTRICAL CHARACTERISTICS

 $(VDVDD = VAVDD = 1.7V \text{ to } 1.9V, VIOVDD = 1.7V \text{ to } 3.6V, R_L = 100\Omega \pm 1\% \text{ (differential)}, T_A = -40^{\circ}\text{C} \text{ to } +105^{\circ}\text{C}, \text{ unless otherwise noted.}$ Typical values are at $VDVDD = VAVDD = VAVDD = VAVDD = 1.8V, T_A = +25^{\circ}\text{C.}$

PARAMETER	SYMBOL	C	MIN	TYP	MAX	UNITS				
SINGLE-ENDED INPUTS (DIN_, PCLKIN, PWDN, SSEN, BWS, ES, DRS, MS, CDS, AUTOS, SD, SCK, WS)										
High-Level Input Voltage	VIH1			0.65 x VIOVDD			V			
Low-Level Input Voltage	VIL1					0.35 x VIOVDD	V			
Input Current	IIN1	VIN = 0 to VIOVE)D	-10		+10	μΑ			
Input Clamp Voltage	VCL	I _{CL} = -18mA				-1.5	V			
SINGLE-ENDED OUTPUT (INT)										
High-Level Output Voltage	VOH1	IOH = -2mA		VIOVDD - 0.2			V			
Low-Level Output Voltage	V _{OL1}	I _{OL} = 2mA				0.2	V			
Output Short-Circuit Current	loo	\/- 0\/	V _{IOVDD} = 3.0V to 3.6V	16	35	64	mΛ			
	los	$V_O = 0V$ $V_{IOVDD} = 1.7V \text{ to } 1.9V$		3	12	21	mA			

MAX9259 DC ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DVDD} = V_{AVDD} = 1.7V \text{ to } 1.9V, V_{IOVDD} = 1.7V \text{ to } 3.6V, R_L = 100\Omega \pm 1\% \text{ (differential)}, T_A = -40^{\circ}\text{C to } +105^{\circ}\text{C}, \text{ unless otherwise noted.}$ Typical values are at $V_{DVDD} = V_{AVDD} = V_{IOVDD} = 1.8V, T_A = +25^{\circ}\text{C}.)$

PARAMETER	SYMBOL		MIN	TYP	MAX	UNITS	
I ² C AND UART I/O, OPEN-DRAII	OUTPUTS	(RX/SDA, TX/SC	CL, LFLT)				
High-Level Input Voltage	V _{IH2}			0.7 x VIOVDD			V
Low-Level Input Voltage	VIL2					0.3 x VIOVDD	V
Input Current	liN2	VIN = 0 to VIOV	DD (Note 2)	-110		+5	μΑ
Low-Level Open-Drain Output Voltage	V _{OL2}	I _{OL} = 3mA	$V_{IOVDD} = 1.7V \text{ to } 1.9V$ $V_{IOVDD} = 3.0V \text{ to } 3.6V$			0.4	V
DIFFERENTIAL OUTPUT (OUT+	OUT-)		1				
		Preemphasis o	ff (Figure 1)	300	400	500	
Differential Output Voltage	VoD	3.3dB preempl (Figure 2)	nasis setting, V _{OD(P)}	350		610	mVp₋p
		3.3dB deemph (Figure 2)	asis setting, V _{OD(D)}	240		425	
Change in Vod Between Complementary Output States	ΔV _{OD}					15	mV
Output Offset Voltage, (VOUT+ + VOUT-)/2 = VOS	Vos	Preemphasis o	ff	1.1	1.4	1.56	V
Change in VOS Between Complementary Output States	ΔVos					15	mV
Output Short-Circuit Current	los	V _{OUT+} or V _{OUT}		-60		25	mA
Magnitude of Differential Output Short-Circuit Current	losp	V _{OD} = 0V				25	mA
Output Termination Resistance (Internal)	Ro	From OUT+, O	UT- to VAVDD	45	54	63	Ω
REVERSE CONTROL-CHANNEL	RECEIVER	(OUT+, OUT-)					
High Switching Threshold	VCHR					27	mV
Low Switching Threshold	VCLR			-27			mV
LINE-FAULT-DETECTION INPUT	(LMN_)						
Short-to-GND Threshold	VTG	Figure 3				0.3	V
Normal Thresholds	VTN	Figure 3		0.57		1.07	V
Open Thresholds	VTO	Figure 3		1.45		V _{IO+} 0.06	V
Open Input Voltage	VIO	Figure 3		1.47		1.75	V
Short-to-Battery Threshold	VTE	Figure 3		2.47			V
POWER SUPPLY							
			fPCLKIN = 16.6MHz		100	125	
Worst-Case Supply Current	lwcs	BWS = GND	fPCLKIN = 33.3MHz		105	145	mA
(Figure 4)	10000	DVV0 = GIVD	fPCLKIN = 66.6MHz		116	155	
		fPCLKIN = 104MHz			135	175	
Sleep-Mode Supply Current	Iccs				40	110	μΑ
Power-Down Supply Current	Iccz	PWDN = GND			5	70	μΑ

MAX9259 AC ELECTRICAL CHARACTERISTICS

 $(VDVDD = VAVDD = 1.7V \text{ to } 1.9V, VIOVDD = 1.7V \text{ to } 3.6V, R_L = 100\Omega \pm 1\% \text{ (differential)}, T_A = -40^{\circ}\text{C to } +105^{\circ}\text{C}, unless otherwise noted.}$ Typical values are at VDVDD = VAVDD = VAV

PARAMETER	SYMBOL		CONDITIONS	MIN	TYP	MAX	UNITS
PARALLEL CLOCK INPUT (PCL	KIN)						
		VBWS = VGN	ID, VDRS = VIOVDD	8.33		16.66	
Clock Fraguency	fpours	VBWS = VGN	ID, VDRS = VGND	16.66		104	NALI-
Clock Frequency	fPCLKIN	VBWS = VIO	VDD, VDRS = VIOVDD	6.25		12.5	MHz
		VBWS = VIO	/DD, VDRS = VGND	12.5		78	
Clock Duty Cycle	DC	thigh/tt or ti	_OW/t _T (Figure 5)	35	50	65	%
Clock Transition Time	t _R , t _F	(Figure 5)				4	ns
Clock Jitter	tJ	3.125Gbps,	300kHz sinusoidal jitter			800	ps _(P-P)
I ² C/UART PORT TIMING (Note 3)			1			, ,
Output Rise Time	t _R	30% to 70% pullup to IOV	, C_L = 10pF to 100pF, 1k Ω	20		150	ns
Output Fall Time	tF	70% to 30% pullup to IOV	, C_L = 10pF to 100pF, 1k Ω	20		150	ns
Input Setup Time	tset	I ² C only (Fig	ure 6)	100			ns
Input Hold Time	tHOLD	I ² C only (Fig	ure 6)	0			ns
SWITCHING CHARACTERISTICS	S (Note 3)						
Differential Output Rise-and-Fall Time	t _R , t _F		$V_{OD} \ge 400$ mV, $R_L = 100\Omega$, ate = 3.125Gbps		90	150	ps
Total Serial Output Jitter	tTSOJ1	$V_{OD} = 0V di$	3.125Gbps PRBS signal, measured at V _{OD} = 0V differential, preemphasis disabled (Figure 7)				UI
Deterministic Serial Output Jitter	tDSOJ2	3.125Gbps F	PRBS signal		0.15		UI
Parallel Data Input Setup Time	tset	(Figure 8)		1			ns
Parallel Data Input Hold Time	tHOLD	(Figure 8)		1.5			ns
CONTRACTOR DELLO (NICKE A)	1	(F:	Spread spectrum enabled			2830	D:+-
Serializer Delay (Note 4)	tsd	(Figure 9)	Spread spectrum disabled			270	Bits
Link Start Time	tLOCK	(Figure 10)				3.5	ms
Power-Up Time	tpu	(Figure 11)				3.5	ms
I ² S INPUT TIMING							
WS Frequency	fws	(Table 4)		8		192	kHz
Sample Word Length	nws	(Table 4)		4		32	Bits
SCK Frequency	fsck	$f_{SCK} = f_{WS} \times n_{WS} \times 2$		(8 x 4) x 2		(192 x 32) x 2	kHz
SCK Clock High Time (Note 3)	tHC	V _{SCK} ≥ V _{IH} ,	0.35 x tsck			ns	
SCK Clock Low Time (Note 3)	tLC	VSCK ≤ VIL,	0.35 x tsck			ns	
SD, WS Setup Time	tset	(Figure 12, N	Note 3)	2			ns
SD, WS Hold Time	tHOLD	(Figure 12, N	Note 3)	2			ns

MAX9260 DC ELECTRICAL CHARACTERISTICS

 $(VDVDD = VAVDD = 3.0V \text{ to } 3.6V, VIOVDD = 1.7V \text{ to } 3.6V, R_L = 100\Omega \pm 1\% \text{ (differential)}, T_A = -40^{\circ}\text{C} \text{ to } +105^{\circ}\text{C}, \text{ unless otherwise noted.}$ Typical values are at $VDVDD = VAVDD = VIOVDD = 3.3V, T_A = +25^{\circ}\text{C}.)$

PARAMETER	SYMBOL		COI	NDITIONS		MIN	TYP	MAX	UNITS
SINGLE-ENDED INPUTS (ENAB	ELE, INT, PW	DN, SSEN, E	BWS, ES	S, DRS, MS	S, CDS, EQS, I	DCS)			
High-Level Input Voltage	VIH1					0.65 x VIOVDD			V
Low-Level Input Voltage	VIL1							0.35 x Viovdd	V
Input Current	I _{IN1}	V _{IN} = 0 to \	/IOVDD			-10		+10	μΑ
Input Clamp Voltage	VCL	ICL = -18m	A					-1.5	V
SINGLE-ENDED OUTPUTS (DO	UT_, SD, WS	S, SCK, PCLI	(OUT)						
High Loyal Output Valtage	Vou	lou 2mA		cs = Viog	ND	VIOVDD - 0.3			V
High-Level Output Voltage	VOH	IOH = -2mA		ics = Viovi	OD	VIOVDD - 0.2			V
Low-Level Output Voltage	V _{OL1}	I _{OL} = 2mA	VD	cs = Viog	ND			0.3	V
Low-Level Output Voltage	VOL1	IUL - ZIIIA	VD	cs = Viovi	DD OC			0.2	V
			V _O = 0)V,	VIOVDD = 3.0V to 3.6V	15	25	39	
		DOUT_, SD, WS, SCK	VDCS :	= VIOGND	VIOVDD = 1.7V to 1.9V	3	7	13	
				V _O = 0)V,	VIOVDD = 3.0V to 3.6V	20	35	63
			VDCS	= VIOVDD	V _{IOVDD} = 1.7V to 1.9V	5	10	21	
Output Short-Circuit Current	los		V _O = 0	DV,	V _{IOVDD} = 3.0V to 3.6V	15	33	50	mA
			VDCS = VIOGND		V _{IOVDD} = 1.7V to 1.9V	5	10	17	
		PCLKOUT	V0 = 0)V,	V _{IOVDD} = 3.0V to 3.6V	30	54	97	
			V _{DCS}	= VIOVDD	V _{IOVDD} = 1.7V to 1.9V	9	16	32	
I ² C AND UART I/O, OPEN-DRA	N OUTPUTS	(RX/SDA, T	X/SCL,	ERR, GPIC	D_, LOCK)				
High-Level Input Voltage	V _{IH2}					0.7 x VIOVDD			V
Low-Level Input Voltage	V _{IL2}							0.3 x Viovdd	V
Input Current	livio	V _{IN} = 0 to \	/IOVDD	RX/SDA,	TX/SCL	-110		+1	μA
Input Current	liN2	(Note 2)		GPIO, EF	RR, LOCK	-80		+1	
Low-Level Open-Drain Output	VOL2	Ιοι = 3mΔ			= 1.7V to 1.9V			0.4	V
Voltage	V OLZ	IOL - OITIA	$IOL = 3mA$ $V_{IOVDD} = 3.0V \text{ to } 3$		= 3.0V to 3.6V			0.3	V

MAX9260 DC ELECTRICAL CHARACTERISTICS (continued)

 $(VDVDD = VAVDD = 3.0V \text{ to } 3.6V, VIOVDD = 1.7V \text{ to } 3.6V, R_L = 100\Omega \pm 1\% \text{ (differential)}, T_A = -40^{\circ}\text{C} \text{ to } +105^{\circ}\text{C}, \text{ unless otherwise noted.}$ Typical values are at VDVDD = VAVDD = VAVD

PARAMETER	SYMBOL	CONDI	TIONS	MIN	TYP	MAX	UNITS
DIFFERENTIAL OUTPUTS FOR	REVERSE C	ONTROL CHANNEL (II	N+, IN-)				
Differential High Output Peak Voltage, (V _{IN} +) - (V _{IN} -)	VROH	No high-speed data tra (Figure 13)	No high-speed data transmission (Figure 13)			60	mV
Differential Low Output Peak Voltage, (V _{IN} +) - (V _{IN} -)	V _{ROL}	No high-speed data tra (Figure 13)	ansmission	-60		-30	mV
DIFFERENTIAL INPUTS (IN+, IN	-)						
Differential High Input Threshold (Peak), (VIN+) - (VIN-)	VIDH(P)	(Figure 14)			40	90	mV
Differential Low Input Threshold (Peak), (VIN+) - (VIN-)	VIDL(P)	(Figure 14)		-90	-40		mV
Input Common-Mode Voltage, ((V _{IN} +) + (V _{IN} -))/2	VCMR			1	1.3	1.6	V
Differential Input Resistance (Internal)	Rı			80	100	130	Ω
POWER SUPPLY							
		VBWS = VIOGND, fPCLKOUT = 16.6MHz VBWS = VIOGND,	2% spread spectrum active		113	166	
			Spread spectrum disabled		105	155	
			2% spread spectrum active		122	181	
Worst-Case Supply Current		fPCLKOUT = 33.3MHz	Spread spectrum disabled		110	165	
(Figure 15)	lwcs	VBWS = VIOGND,	2% spread spectrum active		137	211	- mA
		fPCLKOUT = 66.6MHz	Spread spectrum disabled		120	188	
		VBWS = VIOGND,	2% spread spectrum active		159	247	
		fPCLKOUT = 104MHz	Spread spectrum disabled		135	214	
Sleep-Mode Supply Current	Iccs				80	130	μΑ
Power-Down Supply Current	Iccz	VPWDN = VIOGND		19	70	μΑ	

MAX9260 AC ELECTRICAL CHARACTERISTICS

 $(V_{DVDD} = V_{AVDD} = 3.0V \text{ to } 3.6V, V_{IOVDD} = 1.7V \text{ to } 3.6V, R_L = 100\Omega \pm 1\% \text{ (differential)}, T_A = -40^{\circ}\text{C to } +105^{\circ}\text{C}, unless otherwise noted.}$ Typical values are at $V_{DVDD} = V_{AVDD} = V_{IOVDD} = 3.3V, T_A = +25^{\circ}\text{C}.)$

PARAMETER	SYMBOL	CONDIT	MIN	TYP	MAX	UNITS	
PARALLEL CLOCK OUTPUT (PO	CLKOUT)						
		V _{BWS} = V _{IOGND} , V _{DRS}	= VIOVDD	8.33		16.66	
Ola ali Francisca	£	VBWS = VIOGND, VDRS	16.66		104	NAL 1-	
Clock Frequency	fPCLKOUT	V _{BWS} = V _{IOVDD} , V _{DRS} :	= VIOVDD	6.25		12.5	MHz
		VBWS = VIOVDD, VDRS :	= VIOGND	12.5		78	
Clock Duty Cycle	DC	thigh/tt or tlow/tt (Figu	ure 16)	40	50	60	%
Clock Jitter	tJ	Period jitter, RMS, sprea PRBS pattern, UI = 1/fp	·		0.05		UI
I ² C/UART PORT TIMING	l						ı
Output Rise Time	t _R	30% to 70%, $C_L = 10pF$ pullup to IOVDD	to 100pF, 1kΩ	20		150	ns
Output Fall Time	tF	70% to 30%, C _L = 10pF pullup to IOVDD	to 100pF, 1kΩ	20		150	ns
Input Setup Time	tset	I ² C only		100			ns
Input Hold Time	tHOLD	I ² C only		0			ns
SWITCHING CHARACTERISTICS	3						
PCLKOUT Rise-and-Fall Time	tr, tr	20% to 80%, V _{IOVDD} = 1.7V to 1.9V	V _{DCS} = V _{IOVDD} , C _L = 10pF	0.4		2.2	
			V _{DCS} = V _{IOGND} , C _L = 5pF	0.5		2.8	ns
		20% to 80%, V _{IOVDD} = 3.0V to 3.6V	VDCS = VIOVDD, CL = 10pF	0.25		1.7	
			VDCS = VIOGND, CL = 5pF	0.3		2.0	
overs DataSheeHU zet		20% to 80%, VIOVDD = 1.7V to 1.9V	VDCS = VIOVDD, CL = 10pF	0.5		3.1	
Parallel Data Rise-and-Fall Time			VDCS = VIOGND, CL = 5pF	0.6		3.8	
(Figure 17)	t _R , t _F	20% to 80%,	VDCS = VIOVDD, CL = 10pF	0.3		2.2	ns
		VIOVDD = 3.0V to 3.6V	V _{DCS} = V _I OGND, C _L = 5pF	0.4		2.4	
Dagarializar Dalay	ton	Spread spectrum enabl	ed (Figure 18)			2880	Dito
Deserializer Delay	tsD	Spread spectrum disab	led (Figure 18)			750	Bits
Lock Time	ti corr	Spread spectrum enabled (Figure 19) Spread spectrum off (Figure 19)				1500	110
Lock Time	tLOCK					1000	μs
Power-Up Time	tpu	(Figure 20)				2500	μs
Reverse Control-Channel Output Rise Time	tR	No high-speed transmis	ssion (Figure 13)	180		400	ns
Reverse Control-Channel Output Fall Time	tF	No high-speed transmis	esion (Figure 13)	180		400	ns

MAX9260 AC ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DVDD} = V_{AVDD} = 3.0V \text{ to } 3.6V, V_{IOVDD} = 1.7V \text{ to } 3.6V, R_L = 100\Omega \pm 1\% \text{ (differential)}, T_A = -40^{\circ}\text{C to } +105^{\circ}\text{C}, \text{ unless otherwise noted.}$ Typical values are at $V_{DVDD} = V_{AVDD} = V_{IOVDD} = 3.3V, T_A = +25^{\circ}\text{C.})$

PARAMETER	SYMBOL		CONE	DITIONS	MIN	TYP	MAX	UNITS
I ² S OUTPUT TIMING								
		tws = 1/fws, ris	ina	fWS = 48kHz or $44.1kHz$		0.4e - 3 x tws	0.5e - 3 x tws	
WS Jitter	taj-ws	(falling) edge to falling (rising) e)	fws = 96kHz		0.8e - 3 x tws	1e - 3 x tws	ns
		(Note 5)		fws = 192kHz		1.6e - 3 x tws	2e - 3 x tws	
		tsck = 1/fsck, rising edge to rising edge		nws = 16 bits, fws = 48kHz or 44.1kHz		13e - 3 x tsck	16e - 3 x tsck	
SCK Jitter	taj-sck			_		39e - 3 x tsck	48e - 3 x tsck	ns
				nws = 32 bits, fws = 192kHz		0.1 x tsck	0.13 x tsck	
Audio Skew Relative to Video	ASK	Video and audi	o syn	chronized		3 x tws	4 x tws	μs
SCK SD WS Bigg and Fall Time	+n +n	20% to 80%	VDCS	S = VIOVDD, CL = 10pF	0.3		3.1	ns
SCK, SD, WS Rise-and-Fall Time	t _R , t _F	20% 10 00%	VDCS	S = VIOGND, CL = 5pF	0.4		3.8	ns
SD, WS Valid Time Before SCK	tDVB	tsck = 1/fsck (Figure 21)			0.35 x tsck	0.5 x tsck		ns
SD, WS Valid Time After SCK	tDVA	tsck = 1/fsck (tsck = 1/fsck (Figure 21)			0.5 x tsck		ns

Note 2: Minimum I_{IN} due to voltage drop across the internal pullup resistor.

Note 3: Not production tested.


Note 4: Bit time = 1/(30 x f_{RXCLKIN}) (BWS = 0), = 1/(40 x f_{RXCLKIN}) (BWS = V_{IOVDD}).


Note 5: Rising to rising edge jitter can be twice as large.


Typical Operating Characteristics

 $(V_{DVDD} = V_{AVDD} = V_{IOVDD} = 1.8V (MAX9259), V_{DVDD} = V_{AVDD} = V_{IOVDD} = 3.3V (MAX9260), T_{A} = +25^{\circ}C, unless otherwise noted.)$

MAX9259 SUPPLY CURRENT










Typical Operating Characteristics (continued)

(VDVDD = VAVDD = VIOVDD = 1.8V (MAX9259), VDVDD = VAVDD = VIOVDD = 3.3V (MAX9260), TA = +25°C, unless otherwise noted.)







MAX9260 SUPPLY CURRENT vs. PCLKOUT FREQUENCY (24-BIT MODE)




MAX9260 SUPPLY CURRENT vs. PCLKOUT FREQUENCY (32-BIT MODE)




SERIAL LINK SWITCHING PATTERN
WITHOUT PREEMPHASIS
(PARALLEL BIT RATE = 104MHz, 10m STP CABLE)




SERIAL LINK SWITCHING PATTERN
WITH 14dB PREEMPHASIS
(PARALLEL BIT RATE = 104MHz, 10m STP CABLE)




OUTPUT POWER SPECTRUM
vs. PCLKOUT FREQUENCY
(MAX9259 SPREAD ON, MAX9260 SPREAD OFF)




OUTPUT POWER SPECTRUM vs. PCLKOUT FREQUENCY (MAX9259 SPREAD ON, MAX9260 SPREAD OFF)




OUTPUT POWER SPECTRUM
vs. PCLKOUT FREQUENCY
(MAX9260 SPREAD ON, MAX9259 SPREAD OFF)



MAXIMUM PCLKIN FREQUENCY vs. STP CABLE LENGTH (BER < 10-9)



Pin Configurations



MAX9259 Pin Description

Р	PIN		
TQFP	TQFN	NAME	FUNCTION
1–5, 11–17, 21–25, 49, 52–60, 63, 64	1–5, 9–15, 17–21, 43, 45–53, 55, 56	DIN0- DIN28	Data Input[0:28]. Parallel data inputs. All pins internally pulled down to GND. Selected edge of PCLKIN latches input data. Set BWS = low (24-bit mode) to use DIN0–DIN20 (RGB and SYNC). DIN21–DIN28 are not used in 24-bit mode. Set BWS = high (32-bit mode) to use DIN0–DIN28 (RGB, SYNC, and two extra inputs).
6	6	PCLKIN	Parallel Clock Input. Latches parallel data inputs and provides the PLL reference clock.
7, 30, 51	7, 26, 44	IOVDD	I/O Supply Voltage. 1.8V to 3.3V logic I/O power supply. Bypass IOVDD to GND with 0.1µF and 0.001µF capacitors as close as possible to the device with the smaller value capacitor closest to IOVDD.
8, 20, 31, 50, 61	_	GND	Digital and I/O Ground
9, 18, 39	_	AGND	Analog Ground
10, 42	8, 36	AVDD	1.8V Analog Power Supply. Bypass AVDD to AGND with 0.1µF and 0.001µF capacitors as close as possible to the device with the smaller value capacitor closest to AVDD.
19, 62	16, 54	DVDD	1.8V Digital Power Supply. Bypass DVDD to GND with 0.1µF and 0.001µF capacitors as close as possible to the device with the smaller value capacitor closest to DVDD.
26	22	SD	I ² S Serial-Data Input with Internal Pulldown to GND. Disable I ² S to use SD as an additional data input latched on the selected edge of PCLKIN.
27	23	SCK	I ² S Serial-Clock Input with Internal Pulldown to GND
28	24	WS	I ² S Word-Select Input with Internal Pulldown to GND
29	25	AUTOS	Autostart Setting. Active-low power-up mode selection input requires external pulldown or pullup resistors. Set AUTOS = high to power up the device with no link active. Set AUTOS = low to have the MAX9259 power up the serial link with autorange detection (see Tables 13 and 14).
32 www.DataSheeHU.net	27	MS	Mode Select. Control-link mode-selection input requires external pulldown or pullup resistors. Set MS = low, to select base mode. Set MS = high to select the bypass mode.
33	28	CDS	Control-Direction Selection. Control-link-direction selection input requires external pulldown or pullup resistors. Set CDS = low for μ C use on the MAX9259 side of the serial link. Set CDS = high for μ C use on the MAX9260 side of the serial link.
34	29	PWDN	Power-Down. Active-low power-down input requires external pulldown or pullup resistors.
35	30	RX/SDA	Receive/Serial Data. UART receive or I 2 C serial-data input/output with internal 30k Ω pullup to IOVDD. In UART mode, RX/SDA is the Rx input of the MAX9259's UART. In I 2 C mode, RX/SDA is the SDA input/output of the MAX9259's I 2 C master.

MAX9259 Pin Description (continued)

Р	PIN		
TQFP	TQFN	NAME	FUNCTION
36	31	TX/SCL	Transmit/Serial Clock. UART transmit or I 2 C serial-clock output with internal 30k Ω pullup to IOVDD. In UART mode, TX/SCL is the Tx output of the MAX9259's UART. In I 2 C mode, TX/SCL is the SCL output of the MAX9259's I 2 C master.
37	32	SSEN	Spread-Spectrum Enable. Serial link spread-spectrum enable input requires external pulldown or pullup resistors. The state of SSEN latches upon power-up or when resuming from power-down mode ($\overline{\text{PWDN}} = \text{low}$). Set SSEN = high for ±0.5% spread spectrum on the serial link. Set SSEN = low to use the serial link without spread spectrum.
38	33	LMN1	Line-Fault Monitor Input 1 (see Figure 3 for details)
40, 41	34, 35	OUT-, OUT+	Differential CML Output -/+. Differential outputs of the serial link.
43	37	LMN0	Line-Fault Monitor Input 0 (see Figure 3 for details)
44	38	LFLT	Line Fault. Active-low open-drain line-fault output with a $60k\Omega$ internal pullup resistor. $\overline{\text{LFLT}} = \text{low indicates a line fault. } \overline{\text{LFLT}} \text{ is high impedance when } \overline{\text{PWDN}} = \text{low}.$
45	39	INT	Interrupt Output to Indicate Remote Side Requests. INT = low upon power-up and when PWDN = low. A transition on the INT input of the MAX9260 toggles the MAX9259's INT output.
46	40	DRS	Data-Rate Select. Data-rate range-selection input requires external pulldown or pullup resistors. Set DRS = high for parallel input data rates of 8.33MHz to 16.66MHz (24-bit mode) or 6.25MHz to 12.5MHz (32-bit mode). Set DRS = low for parallel input data rates of 16.66MHz to 104MHz (24-bit mode) or 12.5MHz to 78MHz (32-bit mode).
47	41	ES	Edge Select. PCLKIN trigger edge-selection input requires external pulldown or pullup resistors. Set ES = low to trigger on the rising edge of PCLKIN. Set ES = high to trigger on the falling edge of PCLKIN.
48 www.DataSheet4U.net	42	BWS	Bus-Width Select. Parallel input bus-width selection input requires external pulldown or pullup resistors. Set BWS = low for 24-bit bus mode. Set BWS = high for 32-bit bus mode.
_	_	EP	Exposed Pad. EP internally connected to AGND (TQFP package) or AGND and GND (TQFN package). MUST externally connect EP to the AGND plane to maximize thermal and electrical performance.


MAX9260 Pin Description

PIN	NAME	FUNCTION			
1	ENABLE	Enable. Active-low parallel output-enable input requires external pulldown or pullup resistors. Set ENABLE = low to enable PCLKOUT, SD, SCK, WS, and the parallel outputs, DOUT Set ENABLE = high to put PCLKOUT, SD, SCK, WS, and DOUT_ to high impedance.			
2	BWS	Bus-Width Select. Parallel output bus-width selection input requires external pulldown or pullup resistors. Set BWS = low for 24-bit bus mode. Set BWS = high for 32-bit bus mode.			
3	INT	Interrupt. Interrupt input requires external pulldown or pullup resistors. A transition on the INT input of the MAX9260 toggles the MAX9259's INT output.			
4	CDS	Control-Direction Selection. Control-link-direction selection input requires external pull-down or pullup resistors. Set CDS = low for μ C use on the MAX9259 side of the serial link. Set CDS = high for μ C use on the MAX9260 side of the serial link.			
5	GPIO0	GPIO0. Open-drain general-purpose input/output with internal $60k\Omega$ pullup resistors to IOVDD. GPIO0 is high impedance during power-up and when \overline{PWDN} = low.			
6	ES	Edge Select. PCLKOUT edge-selection input requires external pulldown or pullup resistors. Set ES = low for a rising-edge trigger. Set ES = high for a falling-edge trigger.			
7, 63	AVDD	3.3V Analog Power Supply. Bypass AVDD to AGND with 0.1µF and 0.001µF capacitors as close as possible to the device with the smallest value capacitor closest to AVDD.			
8,9	IN+, IN-	Differential CML Input +/ Differential inputs of the serial link.			
10, 64	AGND	Analog Ground			
11	EQS	Equalizer Select. Deserializer equalizer-selection input requires external pulldown or pullup resistors. The state of EQS latches upon power-up or rising edge of PWDN. Set EQS = low for 10.7dB equalizer boost (EQTUNE = 1001). Set EQS = high for 5.2dB equalizer boost (EQTUNE = 0100).			
12	GPIO1	GPIO1. Open-drain general-purpose input/output with internal $60k\Omega$ pullup resistors to IOVDD. GPIO1 is high impedance during power-up and when \overline{PWDN} = low.			
13	DCS	Drive Current Select. Driver current-selection input requires external pulldown or pullup resistors. Set DCS = high for stronger parallel data and clock output drivers. Set DCS = low for normal parallel data and clock drivers (see the <i>MAX9260 DC Electrical Characteristics</i> table).			
14	MS	Mode Select. Control-link mode-selection/autostart mode selection input requires external pulldown or pullup resistors. MS sets the control-link mode when CDS = high (see the <i>Control-Channel and Register Programming</i> section). Set MS = low to select base mode. Set MS = high to select the bypass mode. MS sets autostart mode when CDS = low (see Tables 13 and 14).			
15	DVDD	3.3V Digital Power Supply. Bypass DVDD to DGND with 0.1µF and 0.001µF capacitors as close as possible to the device with the smaller value capacitor closest to DVDD.			
16	DGND	Digital Ground			
17	RX/SDA	Receive/Serial Data. UART receive or I 2 C serial-data input/output with internal 30k Ω pullup to IOVDD. In UART mode, RX/SDA is the Rx input of the MAX9260's UART. In I 2 C mode, RX/SDA is the SDA input/output of the MAX9259's I 2 C master.			

MAX9260 Pin Description (continued)

PIN	NAME	FUNCTION
18	TX/SCL	Transmit/Serial Clock. UART transmit or I 2 C serial-clock output with internal 30k Ω pullup to IOVDD. In UART mode, TX/SCL is the Tx output of the MAX9259's UART. In I 2 C mode, TX/SCL is the SCL output of the MAX9260's I 2 C master.
19	PWDN	Power-Down. Active-low power-down input requires external pulldown or pullup resistors.
20	ERR	Error. Active-low open-drain video data error output with internal pullup to IOVDD. ERR goes low when the number of decoding errors during normal operation exceed a programmed error threshold or when at least one PRBS error is detected during PRBS test. ERR is high impendence when PWDN = low.
21, 31, 50, 60	IOGND	Input/Output Ground
22	LOCK	Open-Drain Lock Output with Internal Pullup to IOVDD. LOCK = high indicates PLLs are locked with correct serial-word-boundary alignment. LOCK = low indicates PLLs are not locked or incorrect serial-word-boundary alignment. LOCK remains low when the configuration link is active. LOCK is high impedance when PWDN = low.
23	WS	Word Select. I ² S word-select output.
24	SCK	Serial Clock. I ² S serial-clock output
25	SD	Serial Data. I ² S serial-data output. Disable I ² S to use SD as an additional data output latched on the selected edge of PCLKOUT.
26–29, 32–40, 42–49, 52–59	DOUT0- DOUT27, DOUT28/MCLK	Data Output[0:28]. Parallel data outputs. Output data can be strobed on the selected edge of PCLKOUT. Set BWS = low (24-bit mode) to use DOUT0-DOUT20 (RGB and SYNC). DOUT21-DOUT28 are not used in 24-bit mode and are set to low. Set BWS = high (32-bit mode) to use DOUT0-DOUT28 (RGB, SYNC, and two extra outputs). DOUT28 can be used to output MCLK (see the <i>Additional MCLK Output for Audio Applications</i> section).
30, 51	IOVDD	1.8V to 3.3V Logic I/O Power Supply. Bypass IOVDD to IOGND with 0.1µF and 0.001µF capacitors as close as possible to the device with the smaller value capacitor closest to IOVDD.
41	PCLKOUT	Parallel Clock Output. Used for DOUT0-DOUT28.
61	SSEN	Spread-Spectrum Enable. Parallel output spread-spectrum enable input requires external pulldown or pullup resistors. The state of SSEN latches upon power-up or when resuming from power-down mode (PWDN = low). Set SSEN = high for ±2% spread spectrum on the parallel outputs. Set SSEN = low to use the parallel outputs without spread spectrum.
62	DRS	Data-Rate Select. Data-rate range-selection input requires external pulldown or pullup resistors. Set DRS = high for parallel input data rates of 8.33MHz to 16.66MHz (24-bit mode) or 6.25MHz to 12.5MHz (32-bit mode). Set DRS = low for parallel input data rates of 16.66MHz to 104MHz (24-bit mode) or 12.5MHz to 78MHz (32-bit mode).
_	EP	Exposed Pad. EP internally connected to AGND. MUST externally connect EP to the AGND plane to maximize thermal and electrical performance.

Functional Diagram






Figure 1. MAX9259 Serial Output Parameters




Figure 2. Output Waveforms at OUT+ and OUT-




Figure 3. Fault-Detector Circuit




Figure 4. MAX9259 Worst-Case Pattern Input




Figure 5. MAX9259 Parallel Input Clock Requirements




Figure 6. I²C Timing Parameters




Figure 7. Differential Output Template




Figure 8. MAX9259 Input Setup-and-Hold Times




Figure 9. MAX9259 Serializer Delay




Figure 10. MAX9259 Link Startup Time




Figure 11. MAX9259 Power-Up Delay




Figure 12. MAX9259 Input I2S Timing Parameters




Figure 13. MAX9260 Reverse Control-Channel Output Parameters




Figure 14. MAX9260 Test Circuit for Differential Input Measurement




Figure 15. MAX9260 Worst-Case Pattern Output




Figure 16. MAX9260 Clock Output High-and-Low Times




Figure 17. MAX9260 Output Rise-and-Fall Times




Figure 18. MAX9260 Deserializer Delay




Figure 19. MAX9260 Lock Time




Figure 20. MAX9260 Power-Up Delay

SCK

SCK

Today

Figure 21. MAX9260 Output I²S Timing Parameters

Detailed Description

The MAX9259/MAX9260 chipset presents Maxim's GMSL technology. The MAX9259 serializer pairs with the MAX9260 deserializer to form a complete digital serial link for joint transmission of high-speed video, audio, and control data for video-display or image-sensing applications. The serial-payload data rate can reach up to 2.5Gbps for a 15m STP cable. The parallel interface is programmable for 24-bit or 32-bit width modes at the maximum bus clock of 104MHz or 78MHz, respectively. The minimum bus clock is 6.25MHz for the 32-bit mode and 8.33MHz for the 24-bit mode. With such a flexible data configuration, the GMSL is able to support XGA (1280 x 768) or dual-view WVGA (2 x 854 x 480) display panels. For image sensing, it supports three 10-bit camera links simultaneously with a pixel clock up to 78MHz. The 24-bit mode handles 21-bit data and control signals plus an I2S audio signal. The 32-bit mode handles 29-bit data and control signals plus an I2S audio signal. Any combination and sequence of color video data, video sync, and control signals make up the 21-bit or 29-bit parallel data on DIN_ and DOUT_. The I2S port supports the sampled audio data at a rate from 8kHz to 192kHz and the audio word length of anywhere between 4 to 32 bits. The embedded control channel forms a UART link between the serializer and deserializer. The UART link can be set to half-duplex mode or full-duplex mode depending on the application. The GMSL supports UART rates from 100kbps to 1Mbps. Using this control link, a host ECU or µC communicates with the serializer and deserializer, as well as the peripherals in the remote side, such as backlight control, grayscale gamma correction, camera module, and touch screen. All serial communication (forward and reverse) uses differential signaling. The peripheral programming uses I²C format or the default GMSL UART format. A separate bypass mode enables communication using a full-duplex, user-defined UART format. The control link between the MAX9259 and MAX9260 allows μC connectivity to either device or peripherals to support video-display or image-sensing applications.

The AC-coupled serial link uses 8B/10B coding. The MAX9259 serializer features a programmable driver preemphasis and the MAX9260 deserializer features a programmable channel equalizer to extend the link length and enhance the link reliability. Both devices have a programmable spread-spectrum feature for reducing EMI on the serial link output (MAX9259) and parallel data outputs (MAX9260). The differential serial link input and output pins comply with the ISO 10605 and IEC 61000-4-2 ESD-protection standards. The core supplies for the MAX9259/MAX9260 are 1.8V and 3.3V, respectively. Both devices use an I/O supply from 1.8V to 3.3V

Register Mapping

The μ C configures various operating conditions of the GMSL through registers in the MAX9259/MAX9260. The default device addresses stored in the R0 and R1 registers of the MAX9259/MAX9260 are 0x80 and 0x90, respectively. Write to the R0/R1 registers in both devices to change the device address of the MAX9259 or MAX9260.

Table 1. MAX9259 Power-Up Default Register Map (see Table 18)

REGISTER ADDRESS (hex)	POWER-UP DEFAULT (hex)	POWER-UP DEFAULT SETTINGS (MSB FIRST)			
0x00	0x80	SERID =1000000, serializer device address is 1000 000 RESERVED = 0			
0x01	0x90	DESID =1001000, deserializer device address is 1001 000 RESERVED = 0			
0x02	0x1F, 0x3F	SS = 000 (SSEN = low), SS = 001 (SSEN = high), spread-spectrum settings depend on SSEN pin state at power-up AUDIOEN = 1, I ² S channel enabled PRNG = 11, automatically detect the pixel clock range SRNG = 11, automatically detect serial-data rate			
0x03	0x00	AUTOFM = 00, calibrate spread-modulation rate only once after locking SDIV = 000000, auto calibrate sawtooth divider			

Table 1. MAX9259 Power-Up Default Register Map (see Table 18) (continued)

REGISTER ADDRESS (hex)	POWER-UP DEFAULT (hex)	POWER-UP DEFAULT SETTINGS (MSB FIRST)
0x04	0x03, 0x13, 0x83, or 0x93	SEREN = 0 (AUTOS = high), SEREN = 1 (AUTOS = low), serial link enable default depends on AUTOS pin state at power-up CLINKEN = 0, configuration link disabled PRBSEN = 0, PRBS test disabled SLEEP = 0 or 1, sleep mode state depends on CDS and AUTOS pin state at power-up (see the <i>Link Startup Procedure</i> section) INTTYPE = 00, base mode uses I ² C REVCCEN = 1, reverse control channel active (receiving) FWDCCEN = 1, forward control channel active (sending)
0x05	0x70	I2CMETHOD = 0, I ² C packets include register address DISFPLL = 1, filter PLL disabled CMLLVL = 11, 400mV CML signal level PREEMP = 0000, preemphasis disabled
0x06	0x40	RESERVED = 01000000
0x07	0x22	RESERVED = 00100010
0x08	0x0A (read only)	RESERVED = 0000 LFNEG = 10, no faults detected LFPOS = 10, no faults detected
0x0D	0x0F	SETINT = 0, interrupt output set to low RESERVED = 0001111
0x1E	0x01 (read only)	ID = 00000001, device ID is 0x01
0x1F	0x0X (read only)	RESERVED = 0000 REVISION = XXXX, revision number

Table 2. MAX9260 Power-Up Default Register Map (see Table 19)

REGISTER ADDRESS (hex)	POWER-UP DEFAULT (hex)	AULT POWER-UP DEFAULT SETTINGS (MSB FIRST)			
0x00	0x80	SERID =1000000, serializer device identifier is 1000 000 RESERVED = 0			
0x01	0x90	DESID =1001000, deserializer device identifier is 1001 000 RESERVED = 0			
0x02	0x1F or 0x5F	SS = 00 (SSEN = low), SS = 01 (SSEN = high), spread-spectrum settings depend on SSEN pin state at power-up RESERVED = 0 AUDIOEN = 1, I ² S channel enabled PRNG = 11, automatically detect the pixel clock range SRNG = 11, automatically detect serial-data rate			

Table 2. MAX9260 Power-Up Default Register Map (see Table 19) (continued)

REGISTER ADDRESS (hex)	POWER-UP DEFAULT (hex)	POWER-UP DEFAULT SETTINGS (MSB FIRST)
0x03	0x00	AUTOFM = 00, calibrate spread-modulation rate only once after locking RESERVED = 0 SDIV = 00000, autocalibrate sawtooth divider
0x04	0x03, 0x13, 0x83, or 0x93	LOCKED = 0, LOCK output = low (read only) OUTENB = 0 (ENABLE = low), OUTENB = 1 (ENABLE = high), OUTENB default depends on ENABLE pin state at power-up PRBSEN = 0, PRBS test disabled SLEEP = 0 or 1, SLEEP setting default depends on CDS and MS pin state at power-up (see the <i>Link Startup Procedure</i> section) INTTYPE = 00, base mode uses I ² C REVCCEN = 1, reverse control channel active (sending) FWDCCEN = 1, forward control channel active (receiving)
0x05	0x28 or 0x29	RESERVED = 0 HPFTUNE = 01, 3.75MHz equalizer highpass cutoff frequency PDHF = 0, high-frequency boosting disabled EQTUNE = 1000 (EQS = high, 10.7dB), EQTUNE = 1001 (EQS = low, 5.2dB), EQTUNE default setting depends on EQS pin state at power-up
0x06	0x0F	DISSTAG = 0, staggered outputs enabled AUTORST = 0, error registers/output auto reset disabled DISINT = 0, INT transmission enabled INT = 0, INT output = low (read only) GPIO1OUT = 1, GPIO1 output set to high GPIO1 = 1, GPIO1 input = high (read only) GPIO0OUT = 1, GPIO0 output set to high GPIO0 = 1, GPIO0 input = high (read only)
www.DataSheet40x07	0x54	RESERVED = 01010100
0x08	0x30	RESERVED = 00110000
0x09	0xC8	RESERVED = 11001000
0x0A	0x12	RESERVED = 00010010
0x0B	0x20	RESERVED = 00100000
0x0C	0x00	ERRTHR = 00000000, error threshold set to zero for decoding errors
0x0D	0x00 (read only)	DECERR = 00000000, zero decoding errors detected
0x0E	0x00 (read only)	PRBSERR = 00000000, zero PRBS errors detected
0x12	0x00	MCLKSRC = 0, MCLK is derived from PCLKOUT (see Table 5) MCLKDIV = 0000000, MCLK output is disabled
0x1E	0x02 (read only)	ID = 00000010, device ID is 0x02
0x1F	0x0X (read only)	RESERVED = 0000 REVISION = XXXX

MIXIM

Parallel Inputs and Outputs

The parallel bus uses two selectable bus widths, 24 bits and 32 bits. BWS selects the bus width according to Table 3. In 24-bit mode, DIN21–DIN28 are not used and are internally pulled down. For both modes, SD, SCK, and WS pins are dedicated for I²S audio data. The assignments of the first 21 or 29 signals are interchangeable and appear in the same order at both sides of the serial link. In image-sensing applications, disabling the I²S audio channel (through the MAX9259 and MAX9260 internal registers) allows the MAX9259 to serialize three 10-bit camera data streams through DIN[0:28] plus SD inputs. The parallel bus accepts data clock rates from 8.33MHz to 104MHz for the 24-bit mode and 6.25MHz to 78MHz for the 32-bit mode.

Serial Link Signaling and Data Format

The MAX9259 high-speed data serial output uses CML signaling with programmable preemphasis and AC-coupling. The MAX9260 high-speed receiver uses AC-coupling and programmable channel equalization. Together, the GMSL operates at up to 3.125Gbps over STP cable lengths up to 15m.

The MAX9259 serializer scrambles and encodes the parallel input bits, and sends the 8B/10B coded sig-

nal through the serial link. The MAX9260 deserializer recovers the embedded serial clock and then samples, decodes, and descrambles the data onto the parallel output bus. Figures 22 and 23 show the serial-data packet format prior to scrambling and 8B/10B coding. For the 24-bit or 32-bit mode, the first 21 or 29 serial bits come from DIN[20:0] or DIN[28:0], respectively. The audio channel bit (ACB) contains an encoded audio signal derived from the three I²S inputs (SD, SCK, and WS). The forward control channel (FCC) bit carries the forward control data. The last bit (PCB) is the parity bit of the previous 23 or 31 bits.

Reverse Control Channel

The MAX9259/MAX9260 use the reverse control channel to send I²C/UART and interrupt signals in the opposite direction of the video stream from the deserializer to the serializer. The reverse control channel and forward video data coexist on the same twisted pair forming a bidirectional link. The reverse control channel operates independently from the forward control channel. The reverse control channel is available 500µs after powerup. The MAX9259 temporarily disables the reverse control channel for 350µs after starting/stopping the forward serial link.

Table 3. Bus-Width Selection Using BWS

BWS INPUT STATE	BUS WIDTH	PARALLEL BUS SIGNALS USED		
Low	24	24 DIN[0:20]/DOUT[0:20], WS, SCK, SD		
High 32		DIN[0:28]/DOUT[0:28], WS, SCK, SD		




Figure 22. 24-Bit Mode Serial Link Data Format




Figure 23. 32-Bit Mode Serial Link Data Format

Table 4. Maximum Audio Sampling Rates for Various PCLK_ Frequencies

WORD LENGTH (Bits)		(DRS :	REQUENCY = LOW) Hz)		PCLK_ FREQUENCY (DRS = HIGH) (MHz)			
	12.5	15	16.6	> 20	6.25	7.5	8.33	> 10
8	> 192	> 192	> 192	> 192	> 192	> 192	> 192	> 192
16	> 192	> 192	> 192	> 192	> 192	> 192	> 192	> 192
18	185.5	> 192	> 192	> 192	185.5	> 192	> 192	> 192
20	174.6	> 192	> 192	> 192	174.6	> 192	> 192	> 192
24	152.2	182.7	> 192	> 192	152.2	182.7	> 192	> 192
32	123.7	148.4	164.3	> 192	123.7	148.4	164.3	> 192

Parallel Data-Rate Selection

The MAX9259/MAX9260 use the DRS inputs to set the parallel data rate. Set DRS high to use a low-speed parallel data rate in the range of 6.25MHz to 12.5MHz (32-bit mode) or 8.33MHz to 16.66MHz (24-bit mode). Set DRS low for normal operation with parallel data rates higher than 12.5MHz (32-bit mode) or 16.66MHz (24-bit mode).

Audio Channel

The I²S audio channel supports audio sampling rates from 8kHz to 192kHz and audio word lengths from 4 bits to 32 bits. The audio bit clock (SCK) does not need to be synchronized with PCLKIN. The MAX9259 automatically encodes audio data into a single bit stream synchronous with PCLKIN. The MAX9260 decodes the audio stream and stores audio words in a FIFO. Audio rate detection uses an internal oscillator to continuously determine the audio data rate and output the audio in I²S format. The audio channel is enabled by default. When the audio channel is disabled, the SD pins on both sides are treated as a regular parallel data pin.

PCLK_ frequencies can limit the maximum supported audio sampling rate. Table 4 lists the maximum audio sampling rate for various PCLK_ frequencies. Spread-spectrum settings do not affect the I²S data rate or WS clock frequency.

Additional MCLK Output for Audio Applications

Some audio DACs such as the MAX9850 do not require a synchronous main clock (MCLK), while other DACs require MCLK to be a specific multiple of WS. If an audio DAC chip needs the MCLK to be a multiple of WS, synchronize the I²S audio data with PCLK_ of the GMSL, which is typical for most applications. Select the PCLK_ to be the multiple of WS, or use a clock synthesis chip, such as the MAX9491, to regenerate the required MCLK from PCLK_ or SCK.

For audio applications that cannot directly use the PCLKOUT output, the MAX9260 provides a divided MCLK output on DOUT28 at the expense of one less parallel line in 32-bit mode (24-bit mode is not affected). By default, DOUT28 operates as a parallel data output and MCLK is turned off. Set MCLKDIV (MAX9260 register 0x12, D[6:0]) to a non-zero value to enable the MCLK output. Set MCLKDIV to 0x00 to disable MCLK and set DOUT28 as a parallel data output.

The output MCLK frequency is:

$$f_{MCLK} = \frac{f_{SRC}}{MCLKDIV}$$

where fSRC is the MCLK source frequency (Table 5) and MCLKDIV is the divider ratio from 1 to 127.

Table 5. MAX9260 fSRC Settings

MCLKSRC SETTING (REGISTER 0x12, D7)	DATA-RATE SETTING	BIT-WIDTH SETTING	MCLK SOURCE FREQUENCY (fSRC)	
	High apped	24-bit mode	3 x fpclkout	
0	High speed	32-bit mode	4 x fpclkout	
0	Low and	24-bit mode	6 x fpclkout	
	Low speed	32-bit mode	8 x fpclkout	
1	_	_	Internal oscillator (120MHz typ)	

Choose MCLKDIV values so that f_{MCLK} is not greater than 60MHz. MCLK frequencies derived from PCLK_(MCLKSRC = 0) are not affected by spread-spectrum settings in the deserializer (MAX9260). Enabling spread spectrum in the serializer (MAX9259), however, introduces spread spectrum into MCLK. Spread-spectrum settings of either device do not affect MCLK frequencies derived from the internal oscillator. The internal oscillator frequency ranges from 100MHz to 150MHz over all process corners and operating conditions.

Control-Channel and Register Programming

The μ C uses the control link to send and receive control data over the STP link simultaneously with the high-speed data. Configuring the CDS pin allows the μ C to control the link from either the MAX9259 or the MAX9260 side to support video-display or image-sensing applications.

The control link between the µC and the MAX9259 or MAX9260 runs in base mode or bypass mode according to the mode selection (MS) input of the device connected to the µC. Base mode is a half-duplex control link and the bypass mode is a full-duplex control link. In base mode, the µC is the host and accesses the registers of both the MAX9259 and MAX9260 from either side of the link by using the GMSL UART protocol. The µC can also program the peripherals on the remote side by sending the UART packets to the MAX9259 or MAX9260, with UART packets converted to I2C by the device on the remote side of the link (MAX9260 for LCD or MAX9259 for image-sensing applications). The µC communicates with a UART peripheral in base mode (through INTTYPE register settings) using the half-duplex default GMSL UART protocol of the MAX9259 and MAX9260. The device addresses of the MAX9259 and MAX9260 in the base mode are programmable. The default values are 0x80 and 0x90, respectively.

In base mode, when the peripheral interface uses I²C (default), the MAX9259/MAX9260 only convert packets that have device addresses different from those of the

MAX9259 or MAX9260 to I²C. The converted I²C bit rate is the same as the original UART bit rate.

In bypass mode, the μ C bypasses the MAX9259/ MAX9260 and communicates with the peripherals directly using its own defined UART protocol. The μ C cannot access the MAX9259/MAX9260's registers in this mode. Peripherals accessed through the forward control channel using the UART interface need to handle at least one PCLK_ period of jitter due to the asynchronous sampling of the UART signal by PCLK_.

The MAX9259 embeds control signals going to the MAX9260 in the high-speed forward link. Do not send a low value longer than 100 μ s in either base or bypass mode. The MAX9260 uses a proprietary differential line coding to send signals back towards the MAX9259. The speed of the control link ranges from 100kbps to 1Mbps in both directions. The MAX9259/MAX9260 automatically detect the control-channel bit rate in base mode. Packet bit rates can vary up to 3.5x from the previous bit rate (see the *Changing the Data Frequency* section). Figure 24 shows the UART protocol for writing and reading in base mode between the μ C and the MAX9259/MAX9260.

Figure 25 shows the UART data format. Even parity is used. Figures 26 and 27 detail the formats of the SYNC byte (0x79) and ACK byte (0xC3). The µC and the connected slave chip generate the SYNC byte and ACK byte, respectively. Certain events such as device wakeup and interrupt generate signals on the control path and should be ignored by the μ C. All data written to the internal registers do not take affect until after the acknowledge byte is sent. This allows the µC to verify that write commands are processed without error, even if the result of the write command directly affects the serial link. The slave uses the SYNC byte to synchronize with the host UART data rate automatically. If the INT or MS inputs of the MAX9260 toggles while there is control-channel communication, the control-channel communication can be corrupted. In the event of a missed acknowledge, the μC




Figure 24. UART Protocol for Base Mode




Figure 25. UART Data Format for Base Mode




Figure 26. SYNC Byte (0x79)

should assume there was an error in the packet when the slave device receives it, or that an error occurred during the response from the slave device. In base mode, the μ C must keep the UART Tx/Rx lines high for 16 bit times before starting to send a new packet.

As shown in Figure 28, the remote-side device converts the packets going to or coming from the peripherals from the UART format to the I²C format and vice versa. The remote device removes the byte number count and adds or receives the ACK between the data bytes of I²C. The I²C's data rate is the same as the UART data rate.




Figure 27. ACK Byte (0xC3)

Interfacing Command-Byte-Only I²C Devices

The MAX9259/MAX9260 UART-to- I^2C conversion interfaces with devices that do not require register addresses, such as the MAX7324 GPIO expander. Change the communication method of the I^2C master using the $I^2CMETHOD$ bit. $I^2CMETHOD = 1$ sets command-byte-only mode, while $I^2CMETHOD = 0$ sets normal mode where the first byte in the data stream is the register address. In this mode, the I^2C master ignores the register address byte and directly reads/writes the subsequent data bytes (Figure 29).




Figure 28. Format Conversion between UART and I²C with Register Address (I2CMETHOD = 0)




Figure 29. Format Conversion between UART and I²C in Command-Byte-Only Mode (I2CMETHOD = 1)

Table 6. MAX9259 CML Driver Strength (Default Level, CMLLVL = 11)

DDEEMBLIA OLO LEVEL	DDEEMBUAGO OFTINO			SINGLE-ENDED VOLTAGE SWING		
PREEMPHASIS LEVEL (dB)*	PREEMPHASIS SETTING (0x05, D[3:0])	ICML (mA)	IPRE (mA)	MAX (mV)	MIN (mV)	
-6.0	0100	12	4	400	200	
-4.1	0011	13	3	400	250	
-2.5	0010	14	2	400	300	
-1.2	0001	15	1	400	350	
0	0000	16	0	400	400	
1.1	1000	16	1	425	375	
2.2	1001	16	2	450	350	
3.3	1010	16	3	475	325	
4.4	1011	16	4	500	300	
6.0	1100	15	5	500	250	
8.0	1101	14	6	500	200	
10.5	1110	13	7	500	150	
14.0	1111	12	8	500	100	

^{*}Negative preemphasis levels denote deemphasis.

Interrupt Control

The INT of the MAX9259 is the interrupt output and the INT of the MAX9260 is the interrupt input. The interrupt output on the MAX9259 follows the transitions at the interrupt input of the MAX9260. This interrupt function supports remote-side functions such as touch-screen peripherals, remote power-up, or remote monitoring. Interrupts that occur during periods where the reverse control channel is disabled, such as link startup/shutdown, are automatically resent once the reverse control channel becomes available again. Bit D4 of register 0x06 in the MAX9260 also stores the interrupt input state. Writing to the SETINT register bit also sets the INT output of the MAX9259. In addition, the μC sets the INT output of the MAX9259 by writing to the SETINT register bit. In normal operation, the state of the interrupt output changes when the interrupt input on the MAX9260 toggles.

Preemphasis Driver

The serial line driver in the MAX9259 employs current-mode logic (CML) signaling. The driver generates an adjustable preemphasized waveform according to the cable length and characteristics. There are 13 preemphasis settings, as shown in Table 6. Negative

preemphasis levels are deemphasis levels in which the preemphasized swing level is the same as normal swing, but the no-transition data is deemphasized. Program the preemphasis levels through register 0x05 D[3:0] of the MAX9259. This preemphasis function compensates the high-frequency loss of the cable and enables reliable transmission over longer link distances. Additionally, a lower power drive mode can be entered by programming CMLLVL bits (0x05 D[5:4]) to reduce the driver strength down to 75% (CMLLVL = 10), or 50% (CMLLVL = 01) from 100% (CMLLVL = 11, default).

Line Equalizer

The MAX9260 includes an adjustable line equalizer to further compensate cable attenuation at high frequencies. The cable equalizer has 11 selectable levels of compensation from 2.1dB to 13dB (Table 7). The EQS input selects the default equalization level at power-up. The state of EQS is latched upon power-up or when resuming from power-down mode. To select other equalization levels, set the corresponding register bits in the MAX9260 (0x05 D[3:0]). Use equalization in the MAX9260, together with preemphasis in the MAX9259 to create the most reliable link for a given cable.

Table 7. MAX9260 Cable Equalizer Boost Levels

BOOST SETTING (0x05 D[3:0])	TYPICAL BOOST GAIN (dB)
0000	2.1
0001	2.8
0010	3.4
0011	4.2
0100	5.2 Power-up default (EQS = high)
0101	6.2
0110	7
0111	8.2
1000	9.4
1001	10.7 Power-up default (EQS = low)
1010	11.7
1011	13

Spread Spectrum

To reduce the EMI generated by the transitions on the serial link and parallel outputs, both the MAX9259 and MAX9260 support spread spectrum. Turning on spread spectrum on the MAX9260 spreads the parallel video outputs. Turning on spread spectrum on the MAX9259 spreads the serial link, along with the MAX9260 parallel outputs. Do not enable spread spectrum for both the MAX9259 and MAX9260. The six selectable spread-spectrum rates at the MAX9259 serial output are $\pm 0.5\%$, $\pm 1\%$, $\pm 1.5\%$, $\pm 2\%$, $\pm 3\%$, and $\pm 4\%$ (Table 8). Some spread-spectrum rates can only be used at lower PCLK_frequencies (Table 9). There is no PCLK_frequency limit for the 0.5% spread rate. The two selectable spread-spectrum rates at the MAX9260 parallel outputs are $\pm 2\%$ and $\pm 4\%$ (Table 10).

Set the MAX9259 SSEN input high to select 0.5% spread at power-up and SSEN input low to select no spread at power-up. Set the MAX9260 SSEN input high to select 2% spread at power-up and SSEN input low to select no spread at power-up. The state of SSEN is latched upon power-up or when resuming from power-down mode. Whenever the MAX9259 spread spectrum is turned on

Table 8. MAX9259 Serial Output Spread

SS	SPREAD (%)
000	No spread spectrum. Power-up default when SSEN = low.
001	±0.5% spread spectrum. Power-up default when SSEN = high.
010	±1.5% spread spectrum
011	±2% spread spectrum
www.DataSheet4U.net 100	No spread spectrum
101	±1% spread spectrum
110	±3% spread spectrum
111	±4% spread spectrum

Table 9. MAX9259 Spread-Spectrum Rate Limitations

24-BIT MODE PCLKIN FREQUENCY (MHz)	32-BIT MODE PCLKIN FREQUENCY (MHz)	SERIAL LINK BIT RATE (Mbps)	AVAILABLE SPREAD RATES
< 33.3	< 25	< 1000	All rates available
33.3 to < 66.7	20 to < 50	1000 to < 2000	1.5%, 1.0%, 0.5%
66.7+	50+	2000+	0.5%

Table 10. MAX9260 Parallel Output Spread

SS	SPREAD (%)	
00	No spread spectrum. Power-up default when SSEN = low.	
01	±2% spread spectrum. Power-up default when SSEN = high.	
10	No spread spectrum	
11	±4% spread spectrum	

Table 11. MAX9259 Modulation Coefficients and Maximum SDIV Settings

		3		
BIT-WIDTH MODE	SPREAD-SPECTRUM SETTING (%)	MODULATION COEFFICIENT (decimal)	SDIV UPPER LIMIT (deci- mal)	
	1	104	40	
	0.5	104	63	
00 D:+	3	152	27	
32-Bit	1.5	152	54	
	4	204	15	
	2	204	30	
	1	80	52	
	0.5	80	63	
04 Dit	3	112	37	
24-Bit	1.5	112	63	
	4	152	21	
	2	152	42	

Table 12. MAX9260 Modulation Coefficients and Maximum SDIV Settings

SPREAD-SPECTRUM SETTING (%)	MODULATION COEFFICIENT (deci- mal)	SDIV UPPER LIMIT (decimal)	
4	208	15	
www.DataSheet4U.net 2	208	30	

or off, the serial link automatically restarts and remains unavailable while the MAX9260 relocks to the serial data.

Turning on spread spectrum on either the MAX9259 or MAX9260 side does not affect the audio data stream. Changes in the MAX9259 spread settings only affect MCLK output if it is derived from PCLK_(MCLKSRC = 0).

Both devices include a sawtooth divider to control the spread-modulation rate. Autodetection or manual programming of the PCLK_ operation range guarantees a spread-spectrum modulation frequency within 20kHz to 40kHz. Additionally, manual configuration of the sawtooth divider (SDIV, 0x03 D[5:0]) allows the user to set a specific modulation frequency for a specific PCLK_ rate. Always keep the modulation frequency between 20kHz to 40kHz to ensure proper operation.

Manual Programming of the Spread-Spectrum Divider

The modulation rates for the MAX9259 or the MAX9260 relate to the PCLK_ frequency as follows:

$$f_{M} = (1 + DRS) \frac{f_{PCLK}}{MOD \times SDIV}$$

where:

fM = Modulation frequency

DRS = DRS pin input value (0 or 1)

fPCLK = Parallel clock frequency (12.5MHz to 104MHz)

MOD = Modulation coefficient given in Table 11 for the MAX9259 and Table 12 for the MAX9260

SDIV = 6-bit (MAX9259) or 5-bit (MAX9260) SDIV setting, manually programmed by the μ C

NIXIN

To program the SDIV setting, first look up the modulation coefficient according to the part number and desired bit-width and spread-spectrum settings. Solve the above equation for SDIV using the desired parallel clock and modulation frequencies. If the calculated SDIV value is larger than the maximum allowed SDIV value in Tables 11 or 12, set SDIV to the maximum value.

Sleep Mode

The serializer/deserializer include a low-power sleep mode to reduce power consumption on the device not attached to the μC (MAX9260 in LCD applications and MAX9259 in camera applications). Set the corresponding remote IC's SLEEP bit to 1 to initiate sleep mode. The MAX9259 sleeps immediately after setting its SLEEP = 1. The MAX9260 sleeps after serial link inactivity or 8ms (whichever arrives first) after setting its SLEEP = 1. See the Link Startup Procedure section for details on waking up the device for different μC and starting conditions.

The μ C side device cannot enter into sleep mode, and its SLEEP bit remains at 0. Use the \overline{PWDN} input pin to bring the μ C side device into a low-power state.

Configuration Link Mode

The MAX9259/MAX9260 include a low-speed configuration link to allow control-data connection between the two devices in the absence of a valid parallel clock input. In either display or camera applications, the configuration link can be used to program equalizer/preemphasis or other registers before establishing the video link. An internal oscillator provides PCLK_ for establishing the serial configuration link between the MAX9259 and MAX9260. The parallel output clock and data lines are disabled in the MAX9260. The LOCK output remains low even after a successful configuration link lock. Set CLINKEN = 1 on the MAX9259 to turn on the configuration link. The configuration link remains active as long as the video link has not been enabled. The video link overrides the configuration link and attempts to lock when SEREN = 1.

Link Startup Procedure

Table 13 lists four startup cases for video-display applications. Table 14 lists two startup cases for image-sensing applications. In either display or image-sensing applications, the control link is always available after the high-speed data link or the configuration link is established and the MAX9259/MAX9260 registers or the peripherals are ready for programming.

Video-Display Applications

For the video-display application, with a remote display unit, connect the μC to the serializer (MAX9259) and set CDS = low for both the MAX9259 and MAX9260. Table 13 summarizes the four startup cases based on the settings of \overline{AUTOS} and MS.

Case 1: Autostart Mode

After power-up or when $\overline{\text{PWDN}}$ transitions from low to high for both the serializer and deserializer, the serial link establishes if a stable PCLK_ is present. The MAX9259 locks to PCLK_ and sends the serial data to the MAX9260. The MAX9260 then detects activity on the serial link and locks to the input serial data.

Case 2: Standby Start Mode

After power-up, or when $\overline{\text{PWDN}}$ transitions from low to high for both the serializer and deserializer, the MAX9260 starts up in sleep mode, and the MAX9259 stays in standby mode (does not send serial data). Use the μC and program the MAX9259 to set SEREN = 1 to establish a video link or CLINKEN = 1 to establish the configuration link. After locking to a stable PCLK_ (for SEREN = 1) or the internal oscillator (for CLINKEN = 1), the MAX9259 sends a wake-up signal to the deserializer. The MAX9260 exits sleep mode after locking to the serial data and sets SLEEP = 0. If after 8ms the deserializer does not lock to the input serial data, the MAX9260 goes back to sleep, and the internal sleep bit remains uncleared (SLEEP = 1).

Case 3: Remote Side Autostart Mode

After power-up, or when \overline{PWDN} transitions from low to high, the remote device (MAX9260) starts up and tries to lock to an incoming serial signal with sufficient power. The host side (MAX9259) is in standby mode and does not try to establish a link. Use the μC and program the MAX9259 to set SEREN = 1 (and apply a stable PCLK_) to establish a video link, or CLINKEN = 1 to establish the configuration link. In this case, the MAX9260 ignores the short wake-up signal sent from the MAX9259.

Case 4: Remote Side in Sleep Mode

After power-up or when PWDN transitions from low to high, the remote device (MAX9260) starts up in sleep mode. The high-speed link establishes automatically after MAX9259 powers up with a stable PCLK_ and sends a wake-up signal to the MAX9260. Use this mode in applications where the MAX9260 powers up before the MAX9259.

Table 13. Startup Selection for Video-Display Applications (CDS = Low)

CASE	AUTOS (MAX9259)	MAX9259 POWER-UP STATE	MS (MAX9260)	MAX9260 POWER-UP STATE	LINK STARTUP MODE
1	Low	Serialization enabled	Low	Normal (SLEEP = 0)	Both devices power up with serial link active (autostart)
2	High	Serialization dis- abled	High	Sleep mode (SLEEP = 1)	Serial link is disabled and the MAX9260 powers up in sleep mode. Set SEREN = 1 or CLINKEN = 1 in the MAX9259 to start the serial link and wake up the MAX9260.
3	High	Serialization dis- abled	Low	Normal (SLEEP = 0)	Both devices power up in normal mode with the serial link is disabled. Set SEREN = 1 or CLINKEN = 1 in the MAX9259 to start the serial link.
4	Low	Serialization enabled	High	Sleep mode (SLEEP = 1)	MAX9260 starts in sleep mode. Link autostarts upon MAX9259 power-up. Use this case when the MAX9260 powers up before the MAX9259.




Figure 30. MAX9259 State Diagram, CDS = Low (LCD Application)




Figure 31. MAX9260 State Diagram, CDS = Low (LCD Application)

Image-Sensing Applications

For image-sensing applications, with remote camera unit(s), connect the μ C to the deserializer (MAX9260) and set CDS = high for both the MAX9259 and MAX9260. The MAX9260 powers up normally (SLEEP = 0) and continuously tries to lock to a valid serial input. Table 14 summarizes the two startup cases, based on the state of the MAX9259 $\overline{\text{AUTOS}}$ pin.

Case 1: Autostart Mode

After power-up, or when PWDN transitions from low to high, the MAX9259 locks to a stable PCLKIN and sends the high-speed data to the MAX9260. The MAX9260 locks to the serial data and outputs the parallel video data and PCLKOUT.

Case 2: Sleep Mode

After power-up, or when \overline{PWDN} transitions from low to high, the MAX9259 starts up in sleep mode. To wake up the MAX9259, use the μC to send a regular UART frame containing at least three rising edges (e.g., 0x66), at a bit rate no greater than 1Mbps. The low-power wake-up receiver of the MAX9259 detects the wake-up frame over the reverse control channel and powers up. Reset the sleep bit (SLEEP = 0) of the MAX9259 using a regular control-channel write packet to power up the device fully. Send the sleep bit write packet at least 500 μ s after the wake-up frame. The MAX9259 goes back to sleep mode if its sleep bit is not cleared within 8ms (typ) after detecting a wake-up frame.

Table 14. Startup Selection for Image-Sensing Applications (CDS = High)

CASE	AUTOS (MAX9259)	MAX9259 POWER-UP STATE	MAX9260 POWER-UP STATE	LINK STARTUP MODE
1	Low	Serialization enabled	Normal (SLEEP = 0)	Autostart
2	High	Sleep mode (SLEEP = 1)	Normal (SLEEP = 0)	MAX9259 is in sleep mode. Wake up the MAX9259 through the control channel (μC attached to MAX9260).




Figure 32. MAX9259 State Diagram, CDS = High (Camera Application)




Figure 33. MAX9260 State Diagram, CDS = High (Camera Application)

Applications Information

MAX9260 Error Checking

The MAX9260 checks the serial link for errors and stores the number of detected decoding errors in the 8-bit register (DECERR, 0x0D). If a large number of decoding errors are detected within a short duration, the deserializer loses lock and stops the error counter. The deserializer then attempts to relock to the serial data. DECERR resets upon successful video link lock, successful readout of DECERR (through UART), or whenever autoerror reset is enabled. The MAX9260 does not check for decoding errors during the internal PRBS test and DECERR is reset to 0x00.

ERR Output

The MAX9260 has an open-drain $\overline{\text{ERR}}$ output. This output asserts low whenever the number of decoding errors exceed the error threshold (ERRTHR, 0x0C) during normal operation, or when at least one PRBS error is detected during PRBS test. $\overline{\text{ERR}}$ reasserts high whenever DECERR (0x0D) resets, due to DECERR readout, video link lock, or autoerror reset.

Autoerror Reset

The default method to reset errors is to read the respective error registers in the MAX9260 (0x0D, 0x0E). Autoerror reset clears the decoding-error counter (DECERR) and the \overline{ERR} output ~1µs after \overline{ERR} goes low. Autoerror reset is disabled on power-up. Enable autoerror reset through AUTORST (0x06 D6). Autoerror reset does not run when the device is in PRBS test mode.

Self PRBS Test

The MAX9259/MAX9260 link includes a PRBS pattern generator and bit-error verification function. Set PRBSEN = 1 (0x04 D5) first in the MAX9259 and then the MAX9260 to start the PRBS test. Set PRBSEN = 0 (0x04 D5) first in the MAX9260 and then the MAX9259 to exit the PRBS self test. The MAX9260 uses an 8-bit register (0x0E) to count the number of detected errors. The control link also controls the start and stop of the error counting. During PRBS mode, the device does not count decoding errors and the $\overline{\text{ERR}}$ output reflects PRBS errors only. Autoerror reset does not run when the device is in PRBS mode.

Microcontrollers on Both Sides of the GMSL Link (Dual μC Control)

Usually the μ C is either on the serializer (MAX9259) side for video-display applications, or on the deserializer (MAX9260) side for image-sensing applications. For the former case, both the CDS pins of the MAX9259/

MAX9260 are set to low, and for the later case, the CDS pins are set to high. However, if the CDS pin of the MAX9259 is low and the CDS pin of the MAX9260 is high, then the MAX9259/MAX9260 can both connect to μCs simultaneously. In such a case, the μCs on either side can communicate with the MAX9259/MAX9260 UART protocol.

Contentions of the control link may happen if the µCs on both sides are using the link at the same time. The MAX9259/MAX9260 do not provide the solution for contention avoidance. The serializer/deserealizer do not send an acknowledge frame when communication fails due to contention. Users can always implement a higherlayer protocol to avoid the contention. In addition, if UART communication across the serial link is not required, the μCs can disable the forward and reverse control channel through the FWDCCEN and REVCCEN bits (0x04 D[1:0]) in the MAX9259/MAX9260. UART communication across the serial link is stopped and contention between µCs no longer occurs. During the dual µC operation, if one of the CDS pins on either side changes state, the link resumes the corresponding state described in the Link Startup Procedure section.

As an example of dual μ C use in an image-sensing link, the MAX9259 may be in sleep mode and waiting to be waked up by the MAX9260. After wake-up, the serializer-side μ C sets the MAX9259 CDS pin low and assumes master control of the MAX9259 registers.

Jitter-Filtering PLL

In some applications, the parallel bus input clock to the MAX9259 (PCLKIN) includes noise, which reduces link reliability. The MAX9259 has a narrow-band jitter-filtering PLL to attenuate frequency components outside the PLL's bandwidth (< 100kHz typ). Enable the jitter-filtering PLL by setting DISFPLL = 0 (0x05 D6).

Changing the Data Frequency

Both the video data rate (fpclk) and the control data rate (fuart) can be changed on-the-fly to support applications with multiple clock speeds. Slow speed/performance modes allow significant power savings when a system's full capabilities are not required. Enable the MAX9259/MAX9260 link after PCLK_ stabilizes. Stop PCLKIN for 5µs and restart the serial link or toggle SEREN after each change in the parallel clock frequency to recalibrate any automatic settings if a clean frequency change cannot be guaranteed. The reverse control channel remains unavailable for 350µs after serial link start or stop. Limit on-the-fly changes in fUART to factors of less than 3.5 at a time to ensure that the device

recognizes the UART sync pattern. For example, when lowering the UART frequency from 1Mbps to 100kbps, first send data at 333kbps and then at 100kbps to have reduction ratios of 3 and 3.333, respectively.

LOCK Output Loopback

Connect the LOCK output to the INT input of the MAX9260 to loopback LOCK to the MAX9259. The interrupt output on the MAX9259 follows the transitions at the LOCK output of the MAX9260. Reverse-channel communication does not require an active forward link to operate and accurately tracks the LOCK status of the video link. LOCK asserts for video link only and not for the configuration link.

MAX9260 GPIOs

The MAX9260 has two open-drain GPIOs available. GPIO10UT and GPIO00UT (0x06 D3, D1) set the output state of the GPIOs. The GPIO input buffers are always enabled. The input states are stored in GPIO1 and GPIO0 (0x06 D2, D0). Set GPIO10UT/GPIO00UT to 1 when using GPIO1/GPIO0 as an input.

Line-Fault Detection

The line-fault detector in the MAX9259 monitors for line failures such as short to ground, short to power supply, and open link for system fault diagnosis. Figure 3 shows the required external resistor connections. $\overline{LFLT}=$ low when a line fault is detected and $\overline{LFLT}=$ high when the line returns to normal. The line-fault type is stored in 0x08 D[3:0] of the MAX9259. The fault-detector threshold voltages are referenced to the MAX9259 ground. Additional passive components set the DC level of the cable (Figure 3). If the MAX9259 and MAX9260 grounds are different, the link DC voltage during normal operation can vary and cross one of the fault-detection thresholds. For the fault-detection circuit, select the resistor's power rating to handle a short to the battery. Table 15 lists the mapping for line-fault types.

Staggered Parallel Data Outputs

The MAX9260 staggers the parallel data outputs to reduce EMI and noise. Staggering outputs also reduce the power-supply transient requirements. By default, the deserializer staggers outputs according to Table 16. Disable output staggering through the DISSTAG bit (0x06 D7)

Choosing I²C/UART Pullup Resistors

Both I²C/UART open-drain lines require pullup resistors to provide a logic-high level. There are tradeoffs between power dissipation and speed, and a compromise must be made in choosing pullup resistor values. Every device connected to the bus introduces some capacitance even when the device is not in operation. I²C specifies 300ns rise times to go from low to high (30% to 70%) for fast mode, which is defined for data rates up to 400kbps (see the I²C specifications in the *Electrical Characteristics* table for details). To meet the fast-mode rise-time requirement, choose the pullup resistors so that rise time tR = 0.85 x RPULLUP x CBUS < 300ns. The waveforms are not recognized if the transition time becomes too

Table 16. Staggered Output Delay

OUTPUT	OUTPUT DELAY RELATIVE TO DOUT0 (ns)				
	DISSTAG = 0	DISSTAG = 1			
DOUT0-DOUT5, DOUT21, DOUT22	0	0			
DOUT6-DOUT10, DOUT23, DOUT24	0.5	0			
DOUT11-DOUT15, DOUT25, DOUT26	1	0			
DOUT16-DOUT20, DOUT27, DOUT28	1.5	0			
PCLKOUT	0.75	0			

Table 15. MAX9259 Line-Fault Mapping

			•	
REGISTER ADDRESS	BITS	NAME	VALUE	LINE-FAULT TYPE
			00	Negative cable wire shorted to battery
	[מ.מ]	LFNEG	01	Negative cable wire shorted to ground
	D[3:2]	LFINEG	10	Normal operation
0x08			11	Negative cable wire open
UXUO	D[1:0]	LFPOS	00	Positive cable wire shorted to battery
			01	Positive cable wire shorted to ground
			10	Normal operation
			11	Positive cable wire open

slow. The MAX9259/MAX9260 support I 2 C/UART rates up to 1Mbps.

AC-Coupling

AC-coupling isolates the receiver from DC voltages up to the voltage rating of the capacitor. Four capacitors—two at the serializer output and two at the deserializer input—are needed for proper link operation and to provide protection if either end of the cable is shorted to a high voltage. AC-coupling blocks low-frequency ground shifts and low-frequency common-mode noise.

Selection of AC-Coupling Capacitors

Voltage droop and the digital sum variation (DSV) of transmitted symbols cause signal transitions to start from different voltage levels. Because the transition time is finite, starting the signal transition from different voltage levels causes timing jitter. The time constant for an AC-coupled link needs to be chosen to reduce droop and jitter to an acceptable level. The RC network for an AC-coupled link consists of the CML receiver termination resistor (RTR), the CML driver termination resistor (RTD), and the series AC-coupling capacitors (C). The RC time constant for four equal-value series capacitors is (C x (RTD + RTR))/4. RTD and RTR are required to match the transmission line impedance (usually 100Ω). This leaves the capacitor selection to change the system time constant. Use at least 0.2µF (100V) high-frequency surfacemount ceramic capacitors to pass the lower speed reverse-channel signal. Use capacitors with a case size less than 3.2mm x 1.6mm to have lower parasitic effects to the high-speed signal.

Power-Supply Circuits and Bypassing

The MAX9259 uses an AVDD and DVDD of 1.7V to 1.9V. The MAX9260 uses an AVDD and DVDD of 3.0V to 3.6V. All single-ended inputs and outputs on the MAX9259/

MAX9260 derive power from an IOVDD of 1.7V to 3.6V. The input levels or output levels scale with IOVDD. Proper voltage-supply bypassing is essential for high-frequency circuit stability.

Cables and Connectors

Interconnect for CML typically has a differential impedance of 100Ω . Use cables and connectors that have matched differential impedance to minimize impedance discontinuities. Twisted-pair and shielded twisted-pair cables offer superior signal quality compared to ribbon cable and tend to generate less EMI due to magnetic-field canceling effects. Balanced cables pick up noise as common mode rejected by the CML receiver. Table 17 lists the suggested cables and connectors used in the GMSL link.

Board Lavout

Separate the parallel signals and CML high-speed serial signals to prevent crosstalk. Use a four-layer PCB with separate layers for power, ground, CML, and digital signals. Layout PCB traces close to each other and have a 100Ω differential characteristic impedance. The trace dimensions depend on the type of trace used (microstrip or stripline). Note that two 50Ω PCB traces do not have 100Ω differential impedance when brought close together—the impedance goes down when the traces are brought closer.

Route the PCB traces for a CML channel (there are two conductors per CML channel) in parallel to maintain the differential characteristic impedance. Avoid vias. If vias must be used, use only one pair per CML channel and place the via for each line at the same point along the length of the PCB traces. This way, any reflections occur at the same time. Do not make vias into test points for

Table 17. Suggested Connectors and Cables for GMSL

SUPPLIER	CONNECTOR	CABLE
JAE Electronics, Inc.	MX38-FF	A-BW-Lxxxx
Nissei Electric Co., Ltd.	GT11L-2S	F-2WME AWG28
Rosenberger Hochfrequenztechnik GmbH	D4S10A-40ML5-Z	Dacar 538




Figure 34. Human Body Model ESD Test Circuit




Figure 35. IEC 61000-4-2 Contact Discharge ESD Test Circuit




Figure 36. ISO 10605 Contact Discharge ESD Test Circuit

ATE. Keep PCB traces that make up a differential pair equal in length to avoid skew within the differential pair.

ESD Protection

The MAX9259/MAX9260 ESD tolerance is rated for Human Body Model, IEC 61000-4-2, and ISO 10605. The ISO 10605 and IEC 61000-4-2 standards specify ESD tolerance for electronic systems. Serial outputs on the MAX9259 and serial inputs on the MAX9260 meet ISO 10605 ESD protection and IEC 61000-4-2 ESD protection. All other pins meet the Human Body Model ESD tolerances. The Human Body Model discharge components are Cs = 100pF and RD = 1.5k Ω (Figure 34). The IEC 61000-4-2 discharge components are Cs = 150pF and RD = 330 Ω (Figure 35). The ISO 10605 discharge components are Cs = 330pF and RD = 2k Ω (Figure 36).

Table 18. MAX9259 Register Table (see Table 1 for Default Value Details)

REGISTER ADDRESS	BITS	NAME	VALUE	FUNCTION	DEFAULT VALUE
0,400	D[7:1]	SERID	XXXXXXX	Serializer device address	1000000
0x00	D0	_	0	Reserved	0
0.404	D[7:1]	DESID	XXXXXXX	Deserializer device address	1001000
0x01	D0	_	0	Reserved	0
			000	No spread spectrum. Power-up default when SSEN = low.	
			001	±0.5% spread spectrum. Power-up default when SSEN = high.	
	D[7.6]	SS	010	±1.5% spread spectrum	000 001
	D[7:5]	55	011	±2% spread spectrum	000, 001
			100	No spread spectrum	
			101	±1% spread spectrum	
			110	±3% spread spectrum	
000			111	±4% spread spectrum	
0x02	D4	ALIDIOEN	0	Disable I ² S channel	1
	D4	AUDIOEN	1	Enable I ² S channel	ı
	D[3:2]		00	12.5MHz to 25MHz pixel clock	11
		PRNG	01	25MHz to 50MHz pixel clock	
			10	50MHz to 104MHz pixel clock	
			11	Automatically detect the pixel clock range	
	D[1:0]		00	0.5 to 1Gbps serial-data rate	11
		D[1:0] SRNG	01	1 to 2Gbps serial-data rate	
			10	2 to 3.125Gbps serial-data rate	
			11	Automatically detect serial-data rate	
			00	Calibrate spread-modulation rate only once after locking	
	D[7 0]	ALITOFA	01	Calibrate spread-modulation rate every 2ms after locking	00
0.00	D[7:6]	AUTOFM	10	Calibrate spread-modulation rate every 16ms after locking	00
0x03			11	Calibrate spread-modulation rate every 256ms after locking	
			000000	Autocalibrate sawtooth divider	
	D[5:0]	SDIV	XXXXXX	Manual SDIV setting (see the Manual Programming of the Spread-Spectrum Divider section)	000000

Table 18. MAX9259 Register Table (see Table 1 for Default Value Details) (continued)

REGISTER ADDRESS	BITS	NAME	VALUE	FUNCTION	DEFAULT VALUE
		D7 SEREN	0	Disable serial link. Power-up default when AUTOS = high. Reverse-channel communication remains unavailable for 350µs after the MAX9259 starts/stops the serial link.	0, 1
	Di		1	Enable serial link. Power-up default when AUTOS = low. Reverse-channel communication remains unavailable for 350µs after the MAX9259 starts/stops the serial link.	Ο, 1
	D6	CLINKEN	0	Disable configuration link	0
	D0	CLINKLIN	1	Enable configuration link	0
	D5	PRBSEN	0	Disable PRBS test	0
			1	Enable PRBS test	
0x04	D4	SLEEP	0	Normal mode. Default value depends on CDS and AUTOS pin values at power-up.	0.1
			1	Activate sleep mode. Default value depends on CDS and AUTOS pin values at power-up.	0, 1
		2] INTTYPE	00	Base mode uses I ² C peripheral interface	
	D[3:2]		01	Base mode uses UART peripheral interface	00
			10, 11	Base mode peripheral interface disabled	
	D1	DEVOCEN	0	Disable reverse control channel from deserializer (receiving)	1
	וט	REVCCEN	1	Enable reverse control channel from deserializer (receiving)	1
	DO	EMDCCEN	0	Disable forward control channel to deserializer (sending)	
	D0	0 FWDCCEN	1	Enable forward control channel to deserializer (sending)	- 1

Table 18. MAX9259 Register Table (see Table 1 for Default Value Details) (continued)

REGISTER ADDRESS	BITS	NAME	VALUE	FUNCTION	DEFAULT VALUE
			0	I ² C conversion sends the register address	
	D7	I2CMETHOD	1	Disable sending of I ² C register address (command-byte-only mode)	0
	DC	DICEDII	0	Filter PLL active	4
	D6	DISFPLL	1	Filter PLL disabled	1
			00	Do not use	
	DIE.41	CMLLVL	01	200mV CML signal level	11
	D[5:4]	CIVILLVL	10	300mV CML signal level	
			11	400mV CML signal level	
			0000	Preemphasis off	
			0001	-1.2dB preemphasis	1
			0010	-2.5dB preemphasis	1
0x05			0011	-4.1dB preemphasis	1
			0100	-6.0dB preemphasis	
			0101	Do not use	0000
		D[3:0] PREEMP	0110	Do not use	
			0111	Do not use	
	D[3:0]		1000	1.1dB preemphasis	
			1001	2.2dB preemphasis	
			1010	3.3dB preemphasis	
			1011	4.4dB preemphasis	
			1100	6.0dB preemphasis	
			1101	8.0dB preemphasis	
			1110	10.5dB preemphasis	
			1111	14.0dB preemphasis	
0x06	D[7:0]	_	01000000	Reserved	01000000
0x07	D[7:0]	_	00100010	Reserved	00100010
	D[7:4]	_	0000	Reserved	0000 (read only)
			00	Negative cable wire shorted to battery	
	D16 67	L EN E 0	01	Negative cable wire shorted to ground	10
	D[3:2]	LFNEG	10	Normal operation	(read only)
0x08			11	Negative cable wire open	1
			00	Positive cable wire shorted to battery	
	D[1 6]	LEDGG	01	Positive cable wire shorted to ground	10
	D[1:0]	LFPOS	10	Normal operation	(read only)
			11	Positive cable wire open	

Table 18. MAX9259 Register Table (see Table 1 for Default Value Details) (continued)

REGISTER ADDRESS	BITS	NAME	VALUE	FUNCTION	DEFAULT VALUE
	D7	D7 SETINT -	0	Set INT low when SETINT transitions from 1 to 0	0
0x0D			1	Set INT high when SETINT transitions from 0 to 1	0
	D[6:4]	_	000	Reserved	000
	D[3:0]	_	1111	Reserved	1111
0x1E	D[7:0]	ID	0000001	Device identifier (MAX9259 = 0x01)	00000001 (read only)
0x1F	D[7:4]	_	0000	Reserved	0000 (read only)
	D[3:0]	REVISION	XXXX	Device revision	(read only)

X = Don't care.

Table 19. MAX9260 Register Table

REGISTER ADDRESS	BITS	NAME	VALUE	FUNCTION	DEFAULT VALUE	
000	D[7:1]	SERID	XXXXXXX	Serializer device address	1000000	
0x00	D0	_	0	Reserved	0	
0.401	D[7:1]	DESID	XXXXXXX	Deserializer device address	1001000	
0x01	D0	_	0	Reserved	0	
			00	No spread spectrum. Power-up default when SSEN = low.		
	D[7:6]	::6] SS	01	±2% spread spectrum. Power-up default when SSEN = high.	00, 01	
			10	No spread spectrum	_	
			11	±4% spread spectrum		
	D5	_	0	Reserved	0	
	D4	AUDIOEN	0	Disable I ² S channel	1	
0x02	D4	AUDIOEN	1	Enable I ² S channel		
				00	12.5MHz to 25MHz pixel clock	
	D[3:2]	PRNG	01	25MHz to 50MHz pixel clock	11	
		FNNG	10	50MHz to 104MHz pixel clock] ''	
			11	Automatically detect the pixel clock range		
			00	0.5 to 1Gbps serial-data rate		
	D[1:0]	SRNG	01	1 to 2Gbps serial-data rate]	
	D[1:0]	SNING	10	2 to 3.125Gbps serial-data rate	11	
			11	Automatically detect serial-data rate	1	

Table 19. MAX9260 Register Table (continued)

REGISTER ADDRESS	BITS	NAME	VALUE	FUNCTION	DEFAULT VALUE
			00	Calibrate spread-modulation rate only once after locking	- 00
	D[7:6]	AUTOFM	01	Calibrate spread-modulation rate every 2ms after locking	
	D[7.0]	AUTORW	10	Calibrate spread-modulation rate every 16ms after locking	00
0x03			11	Calibrate spread-modulation rate every 256ms after locking	
	D5	_	0	Reserved	0
			00000	Autocalibrate sawtooth divider	
	D[4:0]	D[4:0] SDIV	XXXXX	Manual SDIV setting (see the Manual Programming of the Spread-Spectrum Divider section)	00000
	D7	LOCKED	0	LOCK output is low	0
	D7	LOCKED	1	LOCK output is high	(read only)
	D6	OLITEND	0	Enable outputs. A transition on ENABLE changes the state of OUTENB.	0, 1
		06 OUTENB	1	Disable outputs. A transition on ENABLE changes the state of OUTENB.	U, I
	D5	PRBSEN	0	Disable PRBS test	0
	Do	PRBSEIN	1	Enable PRBS test	U
		D4 SLEEP	0	Normal mode default value depends on CDS and MS pin values at power-up)	0.1
0x04	D4		1	Activate sleep mode default value depends on CDS and MS pin values at power-up)	0, 1
			00	Base mode uses I ² C peripheral interface	
	D[3:2]	INTTYPE	01	Base mode uses UART peripheral interface	00
			10, 11	Base mode peripheral interface disabled	
	D1	DEVICOEN	0	Disable reverse control channel to serializer (sending)	1
		1 REVCCEN	1	Enable reverse control channel to serializer (sending)	1
	D0	EMDOCEN	0	Disable forward control channel from serializer (receiving)	4
	D0	FWDCCEN	1	Enable forward control channel from serializer (receiving)	1

Table 19. MAX9260 Register Table (continued)

REGISTER ADDRESS	BITS	NAME	VALUE	FUNCTION	DEFAULT VALUE
			0	I ² C conversion sends the register address	
	D7	I2CMETHOD	1	Disable sending of I ² C register address (command-byte-only mode)	0
			00	7.5MHz Equalizer highpass cutoff frequency	
	DIC.E1	LIDETLINE	01	3.75MHz cutoff frequency	01
	D[6:5]	HPFTUNE	10	2.5MHz cutoff frequency	- 01
			11	1.87MHz cutoff frequency]
	D4	DDLIE	0	High-frequency boosting enabled	0
	D4	PDHF	1	High-frequency boosting disabled	0
			0000	2.1dB equalizer boost gain	
			0001	2.8dB equalizer boost gain	1
0x05			0010	3.4dB equalizer boost gain]
0x05			0011	4.2dB equalizer boost gain	1
			0100	5.2dB equalizer boost gain. Power-up default when EQS = high.	
			0101	6.2dB equalizer boost gain	1
	D[3:0]	EQTUNE	0110	7dB equalizer boost gain	0100, 1001
			0111	8.2dB equalizer boost gain	
			1000	9.4dB equalizer boost gain	
			1001	10.7dB equalizer boost gain. Power-up default when EQS = low.	
			1010	11.7dB equalizer boost gain	
			1011	13dB equalizer boost gain	
			11XX	Do not use	
	5.7	DIOOTAO	0	Enable staggered outputs	0
	D7	DISSTAG	1	Disable staggered outputs	- 0
	D.0		0	Do not automatically reset error registers and outputs	
	D6	AUTORST	1	Automatically reset error registers and outputs	- 0
	5.5	DIOUIT	0	Enable interrupt transmission to serializer	
	D5	DISINT	1	Disable interrupt transmission to serializer	- 0
	D.4	INIT	0	INT input = low (read only)	0
0x06	D4	INT	1	INT input = high (read only)	(read only)
	5.0	00104047	0	Output low to GPIO1	
	D3	GPIO1OUT	1	Output high to GPIO1	1
	D.6	ODIC:	0	GPIO1 is low	1
	D2	GPIO1	1	GPIO1 is high	(read only)
	D.	ODIOCOLIT	0	Output low to GPIO0	
	D1	GPI000UT	1	Output high to GPIO0	1
	DC.	ODICO	0	GPIO0 is low	1
	D0	GPIO0	1	GPIO0 is high	(read only)


NIXIN

Table 19. MAX9260 Register Table (continued)

REGISTER ADDRESS	BITS	NAME	VALUE	FUNCTION	DEFAULT VALUE	
0x07	D[7:0]	_	01010100	Reserved	01010100	
0x08	D[7:0]	_	00110000	Reserved	00110000	
0x09	D[7:0]	_	11001000	Reserved	11001000	
0x0A	D[7:0]	_	00010010	Reserved	00010010	
0x0B	D[7:0]	_	00100000	Reserved	00100000	
0x0C	D[7:0]	ERRTHR	XXXXXXXX	Error threshold for decoding errors. $\overline{\text{ERR}}$ = low when DECERR > ERRTHR.	00000000	
0x0D	D[7:0]	DECERR	XXXXXXXX	Decoding error counter. This counter remains zero while the device is in PRBS test mode.	00000000 (read only)	
0x0E	D[7:0]	PRBSERR	XXXXXXX	PRBS error counter	00000000 (read only)	
	D7	D7 MCLKSRC	0	MCLK derived from PCLKOUT (see Table 5)	0	
0x12	וטו	MICENSING	1	MCLK derived from internal oscillator		
UXIZ	DIGIOI	MCLKDIV	0000000	MCLK disabled	0000000	
	D[6:0]	WICEKDIV	XXXXXXX	MCLK divider	0000000	
0x1E	D[7:0]	ID	00000010	Device identifier (MAX9260 = 0x02)	00000010 (read only)	
0x1F	D[7:4]	_	0000	Reserved	0000 (read only)	
	D[3:0]	REVISION	XXXX	Device revision	(read only)	

X = Don't care.

Typical Application Circuit



PROCESS: CMOS

Gigabit Multimedia Serial Link with Spread Spectrum and Full-Duplex Control Channel

Chip Information

Package Information

For the latest package outline information and land patterns (footprints), go to www.maxim-ic.com/packages. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE TYPE	PACKAGE CODE	OUTLINE NO.	LAND PATTERN NO.
56 TQFN-EP	T5688+2	<u>21-0135</u>	90-0046
64 TQFP-EP	C64E+10	21-0084	90-0329

Revision History

REVISION NUMBER	DESCRIPTION		PAGES CHANGED
0	9/09	Initial release	_
1	7/10	Added clarification of fault thresholds and updated <i>Pin Description</i> table	3, 4, 8, 11, 12, 13, 15, 16, 17, 25, 28, 33, 39, 44, 48
2	Added TQFN package to Ordering Information, Absolute Maximum Ratings, Pin Configurations, Pin Description, and Package Information		1, 2, 10, 11, 50
3	1/11	Added Patent Pending to Features	1

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.