



11403 West Bernado Court, Suite 100, San Diego, CA 92127. Tel No: (619) 674 2233, Fax No: (619) 674 2230

PUMA 68S16000X - 12/15/20/25

Issue 1.3: December 1998


Description

The PUMA68S16000X is a 16Mbit CMOS High Speed Static RAM organised as 512K x 32 in a JEDEC 68 pin surface mount J-leaded PLCC, available with access times of 12, 15, 20 and 25ns. The output width is user configurable as 8, 16 or 32 bits using four Chip Selects (CS1~4).


The device features multiple ground pins for maximum noise immunity and TTL compatible inputs and outputs. The PUMA 68S16000X is a direct upgrade path from the PUMA 68S4000X and offers a dramatic space saving advantage over four standard 512Kx8 devices.

Features

- Very fast access times of 12/15/20/25 ns.
- JEDEC 68 'J' leaded plastic Surface Mount Package.
- User Configurable as 8 / 16 / 32 bit wide output.
- Operating Power (32-BIT) 4.18 W (max)
 Low Power Standby (TTL) 1.10 W (max)
 (CMOS) 220 mW (max)
- · Fully Static operation.
- · Multiple ground pins for maximum noise immunity.
- Single 5V±10% Power supply.



Pin Functions Address Inputs A0 - A18 Data Input/Output D0 - D31 CS1~4 Chip Select WE Write Enable <u>OE</u> Output Enable No Connect NC Power (+5V) V_{cc} Ground **GND**



Package Details

Plastic 68 J-Leaded JEDEC PLCC

DC OPERATING CONDITIONS

Absolute Maximum Ratings (1)			
Absolute waxiitutii natings			
Voltage on any pin relative to GND	$V_{_{ au}}$	-0.3 to +7.0	V
Power Dissipation	P_{T}	4.0	W
Storage Temperature	T _{STG}	-55 to +125	oC

Notes (1) Stresses above those listed may cause permanent damage. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Recommended Operati	ng Condition	S			
Parameter	Symbol	min	typ	max	Units
Supply Voltage	V _{cc}	4.5	5.0	5.5	V
nput High Voltage	V _{IH}	2.2	-	Vcc+0.5	V
nput Low Voltage	V (1)	-0.3	-	8.0	V
perating Temperature	T _A	0	-	70	°C
	TAI	-40	-	85	°C (Suffix I)

Notes: (1) Pulse width: -2.0V for less than 10ns.

DC Electrical Characteristics (V _{oc} =5V±10%,T _A =-40°C to +85°C)											
Parameter	Symbol	Test Condition	min	typ	max	Unit					
Input Leakage Current	I _{LI1}	V_{IN} =0V to V_{CC}	-8	-	8	μΑ					
Output Leakage Current	I_{LO}	$V_{VO} = 0V$ to V_{CC}	-8	-	8	μΑ					
Average Supply Current ⁽²⁾ 32 bit	I _{CC32}	$\overline{\text{CS}}^{(1)}=\text{V}_{\text{IL}}, \text{I}_{\text{I/O}}=\text{0mA}, \text{f=f}_{\text{max}}$	-	-	760	mA					
16 bit	I _{CC16}	As above.	-	-	480	mΑ					
8 bit	I_{CC8}	As above.	-	-	340	mΑ					
Standby Supply Current (TTL)	l _{sb}	CS ⁽¹⁾ =V _{IH} , Min. cycle	-	-	200	mA					
(CMOS)	I _{SB1}	$\overline{\text{CS}} \ge V_{\text{CC}} - 0.2V, 0.2V \ge V_{\text{IN}} \ge V_{\text{CC}} - 0.2V, f = 0$	-	-	40	mA					
Output Voltage Low	$V_{_{ m OL}}$	$I_{OL} = 8.0 \text{mA}, V_{CC} = \text{Min}$	-	-	0.4	V					
Output Voltage High	V_{OH}	$I_{OH} = -4.0 \text{mA}, V_{CC} = \text{Min}$	2.4	-	-	V					

Notes: (1) CS1~4 inputs operate simultaneously for 32 bit mode, in pairs for 16 bit mode and singly for 8 bit mode.

(2) At $f=f_{max}$ address and data inputs are cycling at max frequency.

Capacitance (V _{cc} =5V, T _A =25°C, F=1Mhz)					
Parameter	Symbol	Test Condition	min	typ	max	Unit
Input Capacitance Address, OE, WE	C _{IN1}	$V_{IN} = 0V$	-	-	32	pF
Output Capacitance 8-bit mode (worst case)	C _{I/O}	V _{1/0} =0V	-	-	38	рF

Note: These parameters are calculated, not measured.

AC Test Conditions

Output Load


*Input pulse levels: 0.0V to 3.0V

*Input rise and fall times: 3 ns

*Input and Output timing reference levels: 1.5V

 $^*V_{cc}=5V\pm10\%$

*PUMA module is tested in 32 bit mode.



Operation Truth Table

CS1	CS2	CS3	CS4	ŌĒ	WE	SUPPLY CURRENT	MODE
L	Н	Н	Н	Х	L	lcc8	Write Do~7
Н	L	Н	Н	Χ	L	lcc8	Write D8~15
Н	Н	L	Н	Χ	L	lcc8	Write D16~23
Н	Н	Н	L	Χ	L	lcc8	Write D24~31
L	L	Η	Ι	Χ	┙	ICC16	Write Do~15
Н	Н	L	L	Χ	┙	ICC16	Write D16~31
L	L	L	L	Χ	L	lcc32	Write Do~31
L	Н	Н	Н	L	Н	Icc8	Read Do~7
Н	L	Η	Η	L	Ι	lcc8	Read D8~15
Н	Н	L	Н	L	Η	lcc8	Read D16~23
Н	Н	Н	L	L	Η	lcc8	Read D24~31
L	L	Н	Η	L	Η	I CC16	Read Do~15
Н	Н	Ĺ	Ĺ	L	Ι	I CC16	Read D16~31
L	L	L	L	L	Η	lcc32	Read Do~31
Х	Х	Х	Х	Н	Η	lcc32/lcc16/lcc8	Do~31 High-Z
Н	Н	Н	Н	Χ	Χ	IsB,IsB1	Do~31 Standby

Notes : $H = V_{|H}$: $L = V_{|L}$: $X = V_{|H}$ or $V_{|L}$


AC OPERATING CONDITIONS

Read Cycle										
		-12	- 1	5	-2	0	-2	25		
Parameter	Symbol	min max	min	max	min	max	min	max	Unit	
Read Cycle Time	t _{BC}	12 -	15	-	20	-	25	-	ns	
Address Access Time	t _{AA}	- 12	-	15	-	20	-	25	ns	
Chip Select Access Time	t _{ACS}	- 12	-	15	-	20	-	25	ns	
Output Enable to Output Valid	t_{OE}	- 6	-	6	-	9	-	12	ns	
Output Hold from Address Change	t_{OH}	3 -	3	-	3	-	3	-	ns	
Chip Selection to Output in Low Z	t _{CLZ}	3 -	3	-	3	-	3	-	ns	
Output Enable to Output in Low Z	$t_{\scriptscriptstyleOLZ}$	0 -	0	-	0	-	0	-	ns	
Chip Deselection to Output in High		0 6	0	7	0	9	0	10	ns	
Output Disable to Output in High Z	t_{OHZ}	0 6	0	7	0	9	0	10	ns	

Write Cycle										
		-12	-	15	-2	?0	-2	25		
Parameter	Symbol	min max	min	max	min	max	min	max	Unit	
Write Cycle Time	t _{wc}	12 -	15	-	20	-	25	-	ns	
Chip Selection to End of Write	t_{cw}	8 -	10	-	13	-	15	-	ns	
Address Valid to End of Write	t _{aw}	8 -	10	-	13	-	15	-	ns	
Address Setup Time	t _{as}	0 -	0	-	0	-	0	-	ns	
Write Pulse Width (OE high)	t_{WP_1}	8 -	10	-	13	-	15	-	ns	
Write Pulse Width (OE low)	t_{WP2}	12 -	12	-	14	-	15	-	ns	
Write Recovery Time	t_{w_B}	0 -	0	-	0	-	0	-	ns	
Write to Output in High Z	$t_{w \mapsto z}$	0 6	0	7	0	9	0	10	ns	
Data to Write Time Overlap	t_{DW}	6 -	7	-	9	-	10	-	ns	
Data Hold from Write Time	t_{\scriptscriptstyleDH}	0 -	0	-	0	-	0	-	ns	
Output active from end of write	t_{ow}	3 -	3	-	3	-	3	-	ns	

Under Development


Read Cycle Timing Waveform (12)




AC Read Characteristics Notes

- (1) WE is High for Read Cycle.
- (2) All read cycle timing is referenced from the last valid address to the first transition address.
- (3) t_{CHZ} and t_{OHZ} are defined as the time at which the outputs achieve open circuit conditions and are not referenced to output voltage levels.
- (4) At any given temperature and voltage condition, t_{CHZ} (max) is less than t_{CLZ} (min) both for a given module and from module to module.
- (5) These parameters are sampled and not 100% tested.

Write Cycle No.1 Timing Waveform(1.4)



Write Cycle No.2 Timing Waveform (1.5)





AC Write Characteristics Notes

- (1) All write cycle timing is referenced from the last valid address to the first transition address.
- (2) All writes occur during the overlap of $\overline{CS1} \sim 4$ and \overline{WE} low.
- (3) If \overline{OE} , $\overline{CS1}\sim4$, and \overline{WE} are in the Read mode during this period, the I/O pins are low impedance state. Inputs of opposite phase to the output must not be applied because bus contention can occur.
- (4) Dout is the Read data of the new address.
- (5) OE is continuously low.
- (6) Address is valid prior to or coincident with CS1~4 and WE low, too avoid inadvertant writes.
- (7) CS1~4 or WE must be high during address transitions.
- (8) When CS is low: I/O pins are in the output state. Input signals of opposite phase leading to the output should not be applied.
- (9) Defined as the time at which the outputs achieve open circuit conditions and are not referenced to output voltage levels. These parameters are sampled and not 100% tested.


Package Information Dimensions in mm(inches)

Plastic 68 Pin JEDEC Surface mount PLCC





Ordering Information



^{*} Under Development

Soldering Recommendations.

Bake.

As specified on product packaging.

If not specified HMP Ltd. recommend a minimum bake of 6 hours duration @ 125°C, if parts have been exposed to the atmosphere for 24 hours or more.

Soldering.

Must not exceed,

VPR 215 - 219°C, 60 secs.

IR / Convection R

Ramp Rate 6°C/sec max.

Temp maintained at 125°C,120 secs max. Temp exceeding 183°C, 120 - 180 secs.

Time at max. temp. 10 - 40 secs.

Max temp. 220 +5/-0°C Ramp down -6°C/sec max.

Note:

Although this data is believed to be accurate the information contained herein is not intended to and does not create any warranty of merchantibility or fitness for a particular purpose.

Our products are subject to a constant process of development. Data may be changed without notice.

Products are not authorised for use as critical components in life support devices without the express written approval of a company director.