

54ACT11828, 74ACT11828 10-BIT BUFFERS/BUS DRIVERS WITH 3-STATE OUTPUTS

T-52-09-00

TI0176—03987, NOVEMBER 1989

- Inputs are TTL-Voltage Compatible
- 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers
- Flow-Through Architecture to Optimize PCB Layout
- Center-Pin V_{CC} and GND Configurations to Minimize High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1- μ m Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

description


These 10-bit buffers/bus drivers provide high-performance bus interface for wide data paths or buses carrying parity.

The 3-state control gate is a 2-input NOR such that if either $\bar{G}1$ or $\bar{G}2$ is high, all ten outputs are in the high-impedance state.


The ACT11828 provides inverted data.

The 54ACT11828 is characterized for operation over the full military temperature range of -55°C to 125°C. The 74ACT11828 is characterized for operation from -40°C to 85°C.

54ACT11828 ... JT PACKAGE
74ACT11828 ... DW OR NT PACKAGE
(TOP VIEW)



54ACT11818 ... FK PACKAGE
(TOP VIEW)



FUNCTION TABLE

INPUTS			OUTPUT	
$\bar{G}1$	$\bar{G}2$	A	Y	
L	L	H	L	
L	L	L	H	
X	H	X	Z	
H	X	X	Z	

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

TEXAS
INSTRUMENTS

POST OFFICE BOX 855303 • DALLAS, TEXAS 75285


Copyright © 1989, Texas Instruments Incorporated

2-635


54ACT11828, 74ACT11828
10-BIT BUFFERS/BUS DRIVERS WITH 3-STATE OUTPUTS

T-52-09

D3387, NOVEMBER 1989—T10176

logic symbol†

† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
 Pin numbers shown are for DW, JT, or NT packages.

logic diagram (positive logic)**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡**

Supply voltage range, V_{CC}	-0.5 V to 7 V
Input voltage range, V_I (see Note 1)	-0.5 V to $V_{CC} + 0.5$ V
Output voltage range, V_O (see Note 1)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)	± 20 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	± 60 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	± 50 mA
Continuous current through V_{CC} or GND pins	± 250 mA
Storage temperature range	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

54ACT11828, 74ACT11828
10-BIT BUFFERS/BUS DRIVERS WITH 3-STATE OUTPUTS

T-52-09

TI0176—D3387, NOVEMBER 1989

recommended operating conditions

		54ACT11828		74ACT11828		UNIT
		MIN	MAX	MIN	MAX	
V _{CC}	Supply voltage	4.5	5.5	4.5	5.5	V
V _{IH}	High-level input voltage	2		2		V
V _{IL}	Low-level input voltage		0.8		0.8	V
V _I	Input voltage	0	V _{CC}	0	V _{CC}	V
V _O	Output voltage	0	V _{CC}	0	V _{CC}	V
I _{OH}	High-level output current		-24		-24	mA
I _{OL}	Low-level output current		24		24	mA
Δt/Δv	Input transition rise or fall rate	0	10	0	10	ns/V
T _A	Operating free-air temperature	-55	125	-40	85	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC}	T _A = 25°C			54ACT11828		74ACT11828		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
V _{OH}	I _{OH} = -50 μA	4.5 V	4.4			4.4		4.4		V
		5.5 V		5.4			5.4		5.4	
	I _{OH} = -24 mA	4.5 V	3.94			3.7		3.8		
		5.5 V	4.94			4.7		4.8		
	I _{OH} = -50 mA†	5.5 V				3.85				
V _{OL}	I _{OL} = 50 μA	4.5 V			0.1		0.1		0.1	V
		5.5 V			0.1		0.1		0.1	
	I _{OL} = 24 mA	4.5 V			0.36		0.5		0.44	
		5.5 V			0.36		0.5		0.44	
	I _{OL} = 50 mA†	5.5 V					1.65			
I _{OZ}	V _O = V _{CC} or GND	5.5 V			±0.5		±10		±5	μA
	V _I = V _{CC} or GND	5.5 V			±0.1		±1		±1	
I _{CC}	V _I = V _{CC} or GND, I _O = 0	5.5 V			8		160		80	μA
ΔI _{CC} ‡	One input at 3.4 V, Other inputs at GND or V _{CC}	5.5 V			0.9		1		1	mA
C _I	V _I = V _{CC} or GND	5 V		4.5						pF
C _O	V _I = V _{CC} or GND	5 V		12						pF

† Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

‡ This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V to V_{CC}.


**TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

2-637

54ACT11828, 74ACT11828
10-BIT BUFFERS/BUS DRIVERS WITH 3-STATE OUTPUTS

T-52-09

D3387, NOVEMBER 1989—TI0176

switching characteristics over recommended operating free-air temperature range,
VCC = 5 V ± 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TA = 25°C			54ACT11828		74ACT11828		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
tPLH	A	Y	1.9	5.6	8.3	1.9	10.9	1.9	10.2	ns
tPHL			5.2	8	10.3	5.2	12.4	5.2	11.7	
tPZH	G1 or G2	Y	2.9	7	9.9	2.9	19	2.9	12.1	ns
tPZL			3.4	8.3	11.4	3.4	15.8	3.4	14.7	
tPHZ	G1 or G2	Y	6	9	11.3	6	12.9	6	12.3	ns
tPLZ			5.9	8.5	10.9	5.9	12.3	5.9	11.7	

operating characteristics, VCC = 5 V, TA = 25°C


PARAMETER			TEST CONDITIONS		TYP	UNIT
Cpd	Power dissipation capacitance	Outputs enabled	CL = 50 pF, f = 1 MHz		37	pF
		Outputs disabled			11	

54ACT11828, 74ACT11828
10-BIT BUFFERS/BUS DRIVERS WITH 3-STATE OUTPUTS

TI0176—D3387, NOVEMBER 1989

PARAMETER MEASUREMENT INFORMATION

T-52-09



- NOTES:
- A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by the generators having the following characteristics: PRR $\leq 10 \text{ MHz}$, $Z_o = 50 \Omega$, $t_r \leq 2.5 \text{ ns}$.
 - D. The outputs are measured one at a time with one transition per measurement.

FIGURE 1. LOAD CIRCUIT AND VOLTAGE WAVEFORMS