# Am29116A/Am29L116A/Am29116

High-Performance 16-Bit Bipolar Microprocessors


#### DISTINCTIVE CHARACTERISTICS

- Optimized for High-Performance Controllers Excellent solution for applications requiring speed and bit-manipulation power.
- Fast The Am29116 supports 100-ns microcycle time/10-MHz data rate for all instructions.
- Speed-Enhanced Version The Am29116A is 25% faster than the Am29116.
- Low-Power Version The Am29L116A is the same speed as the Am29116 and dissipates 25% less power.
- Powerful Field Insertion/Extraction and Bit-Manipulation Instructions Rotate and Merge, Rotate and Compare and bitmanipulation instructions provided for complex bit
- control. Immediate Instruction Capability May be used for storing constants in microcode or for configuring a second data port.
- 16-Bit Barrel Shifter
- 32-Working Registers

#### GENERAL DESCRIPTION

The Am29116 is a microprogrammable 16-bit bipolar microprocessor whose architecture and instruction set is optimized for high-performance peripheral controllers, like graphics controllers, disk controllers, communications controllers, front-end concentrators and modems. The device also performs well in microprogrammed processor applications, especially when combined with the Am29517, 16 x 16


Multiplier (65-ns worst-case 16 x 16 multiply). In addition to its complete arithmetic and logic instruction set, the Am29116 instruction set contains functions particularly useful in controller applications; bit set, bit reset, bit test, rotate and merge, rotate and compare, and cyclic-redundancy-check (CRC) generation.



## RELATED PRODUCTS

Part No.	Description
Am29112	High-Performance 8-Bit Slice Microprogram Sequencer
Am29C116	CMOS Version of the Am29116
Am29117	Two-Port Version of the Am29116
Am29C117	CMOS Version of the Am29117
Am29118	Eight-Bit Am29116 I/O Support


## CONNECTION DIAGRAMS Top View



Note: Pin 1 is marked for orientation.

\*On the current bipolar devices, pin 12 is not connected (NC) internally. Historically, this pin was connected. CMOS options of the Am29116 currently use this pin for an internal  $V_{CC}$  connection.

## LOGIC SYMBOL



GND = Ground V<sub>CC</sub> = Power Supply

#### VCC AND GROUND PIN CONNECTIONS TOP VIEW 50 Isolation Cut in V<sub>CC</sub> Plane ■ = Through Hole ○ = V<sub>CC</sub> Plane Connection 42 $C_1 = C_3 = 0.1 \ \mu F$ 40 O $C_2 = C_4 = 10 \mu F$ 14 39 • 38 • 37 • 1516 • 17 36 1819 35 ● 34 • 33 • 20 21 22 23 32 • 31 • 30 ● 29 • 28


CD010201

The Am29116 Family of microprocessors consists of high-performance devices that operate in an environment of fast signal rise times and substantial switching currents. Attention must be paid to layout and decoupling to avoid undesired effects from this environment. The following suggestions may be of benefit in developing the layout scheme:

- A multi-layer PC board with separate power, ground, and signal planes required for Schottky performance-level systems.
   Tie the four ground pins immediately to the ground plane.
   A U-shaped isolation cut should be made in the V<sub>CC</sub> plane between pins 12 and 13 and pins 40 and 41. This isolation cut establishes a low-pass network that will provide sufficient inductive isolation between pin 40 (which supplies the TTL state of the provide sufficient inductive isolation between pin 40 (which supplies the interest ECL) and the transfer of the interest and the provide sufficient inductive isolation state. output drivers) and pin 41 (which supplies the internal ECL) so that transient currents will have no effect on the internal
- operation. 4. Pin 40 must be tied directly to the V<sub>CC</sub> plane and decoupled with a bulk capacitor (10 μF) and a high-frequency capacitor (0.1 μF ceramic).
- (ο) με coranico.
   (ε) Pin 41 must be tied directly to the V<sub>CC</sub> plane and decoupled with 0.1 μF and 10 μF capacitors.
   (ε) The decoupling capacitors must be placed physically as close as possible to pin 40 and pin 41 respectively.


METALLIZATION AND PAD LAYOUTS

## Am29116



Die Size: 0.251" x 0.311" Gate Count: 2500 Equivalent Gates

## Am29116A/Am29L116A



Die Size: 0.205" x 0.250" Gate Count: 2500 Equivalent Gates

## ORDERING INFORMATION

## Standard Products


AMD standard products are available in several packages and operating ranges. The order number (Valid

Combination) is formed by a combination of: A. Device Number

B. Speed Option (if applicable)

C. Package Type

D. Temperature Range



A. DEVICE NUMBER/DESCRIPTION Am29116 High-Performance 16-Bit MPU Am29116A

High-Speed, High-Performance 16-Bit MPU Am29L116A Low-Power, High-Performance 16-Bit MPU

Notes: 1. 52-pin DIP without heat sink (TDX052) is available only for the Am29L116A Low-Power, High-Performance MPU.

Valid Co	ombinations
AM29116, AM29116A	DC, DCB,
AM29L116A (Note 1)	LC, XC

## Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released valid combinations, and to obtain additional data on AMD's standard military grade products.

## ORDERING INFORMATION

### APL and CPL Products


AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) is formed by a combination of:




- B. Speed Option (if applicable)
- C. Device Class
- D. Package Type
- E. Lead Finish

## CPL Products: A. Device Number

- B. Speed Option (if applicable)
- C. Package Type
- D. Temparature Range
- E. CPL Status







#### A. DEVICE NUMBER/DESCRIPTION Am29116 High-Performance 16-Bit MPU

	Valid Con	nbinations
A P L	AM29116	/BUA
C P L	AM29116	/DMC

## **Valid Combinations**

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

#### **Group A Tests**

Group A Tests consists of Subgroups: 1, 2, 3, 7, 8, 9, 10, 11

## PIN DESCRIPTION

## Y<sub>0</sub> - Y<sub>15</sub> Data I/O Lines — 16 (Input/Output)

When  $\overline{OE}_Y$  is HIGH,  $Y_0$ - $Y_{15}$  are used as external data inputs which allow data to be directly loaded into the 16-bit data latch. Having  $\overline{OE}_Y$  LOW allows the ALU data to be output on  $Y_0$ - $Y_{15}$ .

#### DLE Data Latch Enable (Input)

When DLE is HIGH, the 16-bit data latch is transparent and is latched when DLE is LOW.

## OEy Output Enable (Input)

When  $\overline{OE}_Y$  is HIGH, the 16-bit Y outputs are disabled (high-impedance); when  $\overline{OE}_Y$  is LOW, the 16-bit Y outputs are enabled (HIGH or LOW).

## 10-115 Instruction Inputs -- 16 (Input)

Used to select the operations to be performed in the Am29116. Also used as data inputs while performing immediate instructions.

## IEN Instruction Enable (Input)

With IEN LOW, data can be written into the RAM when the clock is LOW. The Accumulator can accept data during the LOW-HIGH transition of the clock. Having IEN LOW, the Status Register can be updated when SRE is LOW. With IEN HIGH, the conditional test output, CT, is disabled as a function of the instruction inputs. IEN should be LOW for the first half of the first cycle of an immediate instruction.

## SRE Status Register Enable (Input)

When  $\overline{\rm SRE}$  and  $\overline{\rm IEN}$  are both LOW, the Status Register is updated at the end of all instructions with the exception of

NO-OP, Save Status, and Test Status. Having either SRE or IEN HIGH will inhibit the Status Register from changing.

## CP Clock Pulse (Input)

The clock input to the Am29116. The RAM latch is transparent when the clock is HIGH. When the clock goes LOW, the RAM output is latched. Data is written into the RAM during the low period of the clock provided IEN is LOW and if the instruction being executed designates the RAM as the destination of operation. The Accumulator and Status Register will accept data on the LOW-HIGH transition of the clock if IEN is also LOW. The instruction latch becomes transparent when it exits an immediate instruction mode during a LOW-HIGH transition of the clock.

## T<sub>1</sub>-T<sub>4</sub> Input/Output Pins — 4 (Input/Output)

Under the control of  $OE_T$ , the four lower status bits Z, C, N, OVR become outputs on  $T_1$ - $T_4$ , respectively when  $OE_T$  goes HIGH. When  $OE_T$  is LOW,  $T_1$ - $T_4$  are used as inputs to generate the CT output.

## OET Output Enable (Input)

When OE<sub>T</sub> is LOW, the 4-bit T outputs are disabled (high-impedance); when OE<sub>T</sub> is HIGH, the 4-bit T outputs are enabled (HIGH or LOW).

## CT Conditional Test (Output)

The condition code multiplexer selects one of the twelve condition code signals and places them on the CT output. A HIGH on the CT output indicates a passed condition and a LOW indicates a failed condition.

## **FUNCTIONAL DESCRIPTION**

The following diagram (Figure 1) is a summary of devices within the Am29116 Family showing performance versus power.





Figure 1. Am29116 Family (Performance Versus Power)



## ARCHITECTURE OF THE Am29116

The Am29116 is a high-performance, microprogrammable 16-bit bipolar microprocessor.

As shown in the Block Diagram, the device consists of the following elements interconnected with 16-bit data paths.

- 32-Word by 16-Bit RAM
- Accumulator
- Data Latch
- Barrel Shifter
- ALU
- Priority Encoder
- Status Register
- Condition-Code Generator/Multiplexer
- Three-State Output Buffers
- Instruction Latch and Decoder

## 32-Word by 16-Bit RAM

The 32-Word by 16-Bit RAM is a single-port RAM with a 16-bit latch at its output. The latches are transparent when the clock input (CP) is HIGH and latched when the clock input is LOW. Data is written into the RAM while the clock is LOW if the IEN input is also LOW and if the instruction being executed defines the RAM as the destination of the operation. For byte instructions, only the lower eight RAM bits are written into; for word instructions, all 16 bits are written into. With the use of an external multiplexer on five of the instruction inputs, it is possible to select separate read and write addresses for the same instruction. This two-address operation is not allowed for immediate instructions.

#### **Accumulator**

The 16-bit Accumulator is an edge-triggered register. The Accumulator accepts data on the LOW-to-HIGH transition of the clock input if the IEN input is LOW and if the instruction being executed defines the Accumulator as the destination of the operation. For byte instructions, only the lower eight bits of the Accumulator are written into; for word instructions, all 16 bits are written into.

#### **Data Latch**

The 16-bit Data Latch holds the data input to the Am29116 on the bi-directional Y bus. The latch is transparent when the DLE input is HIGH and latched when the DLE input is LOW.

#### **Barrel Shifter**

A 16-bit Barrel Shifter is used as one of the ALU inputs. This permits rotating data from either the RAM, the Accumulator or the Data Latch up to 15 positions. In the word mode, the Barrel Shifter rotates a 16-bit word; in the byte mode, it rotates only the lower eight bits.

#### **Arithmetic Logic Unit**

The Am29116 contains a 16-bit ALU with full carry lookahead across all 16 bits in the arithmetic mode. The ALU is capable of operating on either one, two or three operands, depending upon the instruction being executed. It has the ability to execute all conventional one and two operand operations, such as pass, complement, two's complement, add, subtract, AND, NAND, OR, NOR, EXOR, and EX-NOR. In addition, the ALU can also execute three-operand instructions such as rotate and merge, and rotate and compare with mask. All ALU operations can be performed on either a word or byte basis, byte operations being performed on the lower eight bits only.

The ALU produces three status outputs, C (carry), N (negative) and OVR (overflow). The appropriate flags are generated at the byte or word level, depending upon whether the device is

executing in the byte or word mode. The Z (zero) flag, although not generated by the ALU, detects zero at both the byte and word level.

The carry input to the ALU is generated by the Carry Multiplexer which can select an input of zero, one, or the stored carry bit from the Status Register, QC. Using QC as the carry input allows execution of multiprecision addition and subtractions.

#### **Priority Encoder**

The Priority Encoder produces a binary-weighted code to indicate the locations of the highest order ONE at its input. The input to the Priority Encoder is generated by the ALU which performs an AND operation on the operand to be prioritized and a mask. The mask determines which bit locations to eliminate from prioritization. In the word mode, if no bit is HIGH, the output is a binary zero. If bit 15 is HIGH, the output is a binary one. Bit 14 produces a binary two, etc. Finally, if only bit 0 is HIGH, a binary 16 is produced.

In the byte mode, bits 8 thru 15 do not participate. If none of bits 7 thru 0 are HIGH, the output is a binary zero. If bit 7 is HIGH a binary one is produced. Bit 6 produces a binary two, etc. Finally, if only bit 0 is HIGH, a binary 8 is produced.

#### Status Register

The Status Register holds the 8-bit status word. With the Status-Register Enable, (SRE) input LOW and the IEN input LOW, the Status Register is updated at the end of all instructions except NO-OP, Save-Status and Test-Status instructions. SRE going HIGH or IEN going HIGH inhibits the Status Register from changing.

The lower four bits of the Status Register contain the ALU status bits of Zero (Z), Carry, (C) Negative (N), and Overflow (OVR). The upper four bits contain a Link bit and three user-definable status bits (Flag 1, Flag 2, Flag 3).

With SRE LOW and IEN LOW, the lower four status bits are updated after each instruction except those mentioned above, NO-OP, Save Status, Status Test and the Status Set/Reset instruction for the upper four bits. Under the same conditions, the upper four status bits are changed only during their respective Status Set/Reset instructions and during Status Load instructions in the word mode. The Link-Status bit is also updated after each shift instruction.

The Status Register can be loaded from the internal Y-bus, and can also be selected as a source for the internal Y-bus. When the Status Register is loaded in the word mode, all 8-bits are updated; in the byte mode, only the lower 4 bits (Z, C, N, OVR) are updated.

## Condition-Code Generator/Multiplexer

The Condition-Code Generator/Multiplexer contains the logic necessary to develop the 12 condition-code test signals. The multiplexer portion can select one of these test signals and

place it on the CT output for use by the microprogram sequence. The multiplexer may be addressed in two different ways. One way is through the Test Instruction. This instruction specifies the test condition to be placed in the CT output, but does not allow an ALU operation at the same time. The second method uses the bidirectional T bus as an input. This requires extra bits in the microword, but provides the ability to simultaneously test and execute. The test instruction lines,  $l_{0-4}$ , have priority over  $T_{1-4}$ , for testing status.

## Three-State Output Buffers

There are two sets of Three-State Output Buffers in the Am29116. One set controls the bidirectional, 16-bit Y bus. These outputs are enabled by placing a LOW on the OE input. A HIGH puts the Y outputs in the high-impedance state, allowing data to be input to the Data latch from an external source.

The second set of Three-State Output Buffers controls the bidirectional 4-bit T bus and is enabled by placing a HIGH on the  $\mathsf{OE}_\mathsf{T}$  input. This allows storing the four internal ALU status

bits (Z, C, N, OVR) externally. A LOW OE<sub>T</sub> input forces the T outputs into the high-impedance state. External devices can then drive the T bus to select a test condition for the CT output.

#### Instruction Latch and Decoder

The 16-bit Instruction Latch is normally transparent to allow decoding of the Instruction Inputs by the Instruction Decoder into the internal control signals for the Am29116. All instructions except Immediate Instructions are executed in a single clock cycle.

Immediate instructions require two clock cycles for execution. During the first clock cycle, the Instruction Decoder recognizes that an Immediate Instruction is being specified and captures the data on the Instruction Inputs in the Instruction Latch. During the second clock cycle, the data on the Instruction Inputs is used as one of the operands for the function specified during the first clock cycle. At the end of the second clock cycle, the Instruction Latch is returned to its transparent state.

## INSTRUCTION SET

The instruction set of the Am29116 is very powerful. In addition to the single and two operand logical and arithmetic instructions, the Am29116 instruction set contains functions particularly useful in controller applications: bit set, bit reset, bit test, rotate and merge, rotate and compare, and cyclic-redundancy-check (CRC) generation. Complex instructions like rotate and merge, rotate and compare, and prioritize are executed in a single microcycle.

Three data types are supported by the Am29116.

- Bit
- Byte
- Word (16-bit)

In the byte mode data is written into the lower half of the word and the upper half is unchanged. The special case is when the status register is specified as the destination. In the byte mode the LSH (OVR, N, C, Z) of the status register is updated and in the word mode all eight bits of the status register are updated. The status register does not change for save status and test status instructions. In the test status instructions the CT output has the result and the Y-bus is undefined.

The Am29116 Instruction Set can be divided into eleven types of instructions. These are:

- Single Operand
- Two Operand
- Single Bit Shift
- Rotate and Merge
- Bit Oriented
- Rotate by n Bits
- Rotate and Compare
- Prioritize
- Cyclic-Redundancy-Check
- StatusNo-Op
- NO-O

Each instruction type is arbitrarily divided into quadrants. Two of the sixteen instruction lines decode to four quadrants labelled from 0 to 3. The quadrants were defined mainly for convenience in classification of the instruction set and addressing modes and can be used together with the OP CODES to distinguish the instructions.

The following pages describe each of the instruction types in detail. Throughout the description  $\overline{\text{OEy}}$  is assumed to be LOW allowing ALU outputs on the Y-bus.

Table 1 illustrates operand source-destination combinations for each instruction type.

## TABLE 1. OPERAND SOURCE DESTINATION COMBINATIONS

Instruction Type	Operand	Combination	ens (Note 1)
	Source	(R/S)	Destination
Single Operand	RAM (N AC D D(0 D(S	EC ) (E) (SE)	RAM ACC Y Bus Status ACC and Status
	Source (R)	Source (S)	Destination
Two Operand	RAM RAM D D ACC D	ACC I RAM ACC I	RAM ACC Y Bus Status ACC and Status
	Source	e (U)	Destination
Single Bit Shift	RA AC AC	CC C C	RAM ACC Y Bus RAM ACC Y Bus
	Source	e (U)	Destination
Rotate n Bits	RA AC		RAM ACC Y Bus
	Source	(R/S)	Destination
Bit Oriented	AC	AM CC	RAM ACC Y Bus
	Rotated Source (U)	Mask (S)	Non-Rotated Source/ Destination (R)
Rotate and Merge	D D D D ACC RAM	RAM I ACC	ACC ACC RAM RAM RAM ACC

Instruction Type	Operand	Combination	ons (Note 1)
	Rotated Source (U)	Mask (S)	Non-Rotated Source/ Destination (R)
Rotate and Compare	D D D RAM	ACC	RAM RAM ACC
	Source (R)	Mask (S)	Destination
Prioritize (Note 3)	RAM ACC D	RAM ACC I 0	RAM ACC Y Bus
Cyclic	Data In	Destination	Polynomial
Redundancy Check	QLINK	RAM	ACC
No Operation			
		Bits Affec	ted
Set Reset Status		OVR, N, C LINK Flag1 Flag2 Flag3	5, Z
	Soi	urce	Destination
Store Status	Sta	atus	RAM ACC Y Bus
	Source (R)	Source (S)	Destination
Status Load	D ACC	ACC I	Status Status and ACC
	D		]
	Т	est Condition	
		(RVO⊕N) N⊕OV	+ Z B
1	ļ	Z	•
		OVR Low	
Test Status		С	
		Z + 7 N	;
		LINK	
		Flag 1 Flag 2	
		Flag 3	

Notes: 1. When there is no dividing line between the R&S OPERAND or SOURCE and DESTINATION, the two must be used as a given pair. But where there exists such a separation, any combination of them is possible.


In the SINGLE OPERAND INSTRUCTION, RAM cannot be used when both ACC and STATUS are designated as a DESTINATION.

3. In the PRIORITIZE INSTRUCTION, OPERAND and MASK must be different sources.

## SINGLE OPERAND INSTRUCTIONS

The Single Operand Instructions contain four indicators: byte or word mode, opcode, source and destination. They are further subdivided into two types. The first type uses RAM as a source or destination or both, and the second type does not use RAM as a source or destination. Both types have different instruction formats as shown below. Under the control of instruction inputs, the desired function is performed on the source and the result is either stored in the specified destination or placed on the Y-bus or both. For a special case where 8-bit to 16-bit conversion is needed, the Am29116 is capable of extending sign bit (D(SE)) or binary zero (D(0E)) over 16-bits in the word mode. The least significant four bits of the Status Register (OVR, N, C, Z) are affected by the function performed in this category. The most significant bits of status register (FLAG1, FLAG2, FLAG3, LINK) are not affected. The only limitation in this type is that the RAM cannot be used as a source when both ACC and the Status Register are specified as a destination.

## SINGLE OPERAND FIELD DEFINITIONS



## SINGLE OPERAND INSTRUCTION

Instruction 1	B/W <sup>2</sup>	Quad <sup>3</sup>		Орс	ode			R/S <sup>4</sup>	Dest <sup>4</sup>		RAM A	Address
SOR	0 = B 1 = W	10	1100 1101 1110 1111	MOVE COMP INC NEG	SRC → Dest SRC → Dest SRC + 1 → Dest SRC + 1 → Dest	0000 0010 0011 0100 0110 0111 1000 1001 1010	SORA SORY SORS SOAR SODR SOIR SOZR SOZER SOSER SORR		ACC Y Bus Status RAM	00000	R00 R31	RAM Reg 00 RAM Reg 31
Instruction	B/W	Quad		Opc	ode			R/S <sup>4</sup>			Desti	nation
SONR	0 = B 1 = W	11	1100 1101 1110 1111	MOVE COMP INC NEG	SRC → Dest SRC → Dest SRC + 1 → Dest SRC + 1 → Dest	0100 0110 0111 1000 1001 1010	SOA SOD SOI SOZ SOZE SOSE	ACC D I 0 D(0E) D(SE)		00000 00001 00100 00101	NRY NRA NRS NRAS	Y Bus ACC Status <sup>5</sup> ACC, Status <sup>5</sup>

The instruction mnemonic designates different instruction formats used in the Am29116. They are useful in assembly microcode with the System 29 AMDASM M meta assembler.
 B = Byte Mode, W = Word Mode.
 See Instruction Set description.

4. R = Source: S = Source: Dest = Destination.

5. When status is destination,

Status i ← Yi i = 0 to 3 (Byte mode) i = 0 to 7 (Word mode)

## Y BUS AND STATUS - SINGLE OPERAND INSTRUCTIONS

Instruction	Opcode	Description	B/W	Y — Bus	Flag3	Flag2	Flag1	LINK	OVR	N	С	Z
SOR	MOVE	SRC → Dest	0 = B	Y ← SRC	NC	NC	NC	NC	0	υ	0	U
SONR	COMP	SRC → Dest	1 = W	Y ← SRC	NC	NC	NC	NC	0	U	0	U
	INC	SRC +1 → Dest	1	Y ← SRC +1	NC	NC	NC	NC	U	U	υ	U
	NEG	SRC +1 → Dest		Y ← SRC +1	NC	NC	NC	NC	U	U	U	U


SRC = Source U = Update NC = No Change 0 = Reset

#### TWO OPERAND INSTRUCTIONS

The Two Operand Instructions contain five indicators: byte or word mode, opcode, R source, S source, and destination. They are further subdivided into two types. The first type uses RAM as the source and/or destination and the second type does not use RAM as source or destination. The first type has two formats; the only difference is in the quadrant. Under the control of instruction inputs, the desired function is performed on the specified sources and the result is stored in the

specified destination or placed on the Y-bus or both. The least significant four bits of the status register (OVR, N, C, Z) are affected by the arithmetic functions performed and only the N and Z bits are affected by the logical functions performed. The OVR and C bits of the status register are forced to ZERO for logical functions. Add with carry and Subtract with carry instructions are useful for Multiprecision Add or Subtract.

#### TWO OPERAND FIELD DEFINITIONS



#### TWO OPERAND INSTRUCTIONS

Instruction	B/W	Quad			R <sup>1</sup>	S <sup>1</sup>	Dest <sup>1</sup>		Opcode		RAM A	dress
TOR1	0 = B 1 = W	00	0000 0010 0011 1000 1010 1011 1100 1110 1111	TORAA TORIA TORAY TORAY TORIY TORAR TORIR TORIR TODRR	RAM D RAM BAM D RAM D RAM D	ACC I RAM ACC I RAM ACC I RAM	ACC ACC ACC Y Bus Y Bus Y Bus RAM RAM	0000 0001 0010 0011 0100 0101 0110 0111 1000 1001 1011	SUBR S minus R SUBRC <sup>2</sup> S minus R with carry R minus S SUBSC <sup>2</sup> R minus S with carry ADD R plus S ADDC R plus S NAND R S SUBSC <sup>3</sup> R plus S NAND R S SUBSC <sup>4</sup> R P S SUBSC <sup>5</sup> R P S SUBSC <sup>6</sup> R P S S	00000		AM Reg 00
Instruction	B/W	Quad			R <sup>1</sup>	S <sup>1</sup>	Dest <sup>1</sup>		Opcode		RAM A	
TOR2	0 = B 1 = W	10	0001 0010 0101	TODAR TOAIR TODIR	D ACC D	ACC I	RAM RAM RAM	0000 0001 0010 0011 0100 0101 0111 1000 1001 1011	SUBRCS S minus R with carry SUBSCS SUBSCS ADDC R minus S with carry ADD R plus S ADDC R P S NAND R S NAND R S NAND R S NOR R S S NOR R S S EXORR R S S EXNOR R S S	00000		IAM Reg 31

Note 1: R = Source S = Source

Dest = Destination

Note 2: During subtraction the carry is interpreted as borrow.

#### TWO OPERAND INSTRUCTIONS $R^1$ S<sup>1</sup> Opcode Destination B/W Quad instruction 00000 00001 00100 Y Bus NRY ACC 0000 SUBR S minus R 0 = B 0001 TODA D NRA ACC SUBRC S minus R with TOAI ACC D 0001 1 = W 0010 Status<sup>2</sup> NRS carry TODI 0101 NRAS ACC, Status<sup>2</sup> 0010 SUBS R minus S 00101 SUBSC R minus S with TONR carry ADD R plus S R plus S with 0100 ADDC 0101 carry 0110 AND R.S R.S NAND EXOR NOR OR 0111 R⊕S R+S R+S R⊕S 1000 1001 1010 EXNOR 1011

Notes 1: R = Source S = Source

2: When status is destination,

2: when status is destination,
Status i.—Y<sub>i</sub> i = 0 to 3 (Byte mode)
i = 0 to 7 (Word mode)
3: During subtraction the carry is interpreted as borrow.
4: OVR = C<sub>8</sub> ⊕ C<sub>7</sub> (Byte mode)
OVR = C<sub>16</sub> ⊕ C<sub>15</sub> (Word mode)

## Y BUS AND STATUS CONTENTS - TWO OPERAND INSTRUCTIONS

Instruction	Opcode	Description	B/W	Y - Bus	Flag3	Flag2	Flag 1	LINK	OVR	N	С	z
	SUBR	S minus R	0 = B	Y ← S + R + 1	NC	NC	NC	NC	U	U	U	U
	SUBRC	S minus R with carry	1 = w	Y ← S + R + QC	NC	NC	NC	NC	U	υ	U	U
	SUBS	R minus S		Y←R+5+1	NC	NC	NC	NC	U	U	כ	υ
TOR1 TOR2	SUBSC	R minus S with carry		Y ← R + S + QC	NC	NC	NC	NC	U	U	U	U
TONR	ADD	R plus S		Y←R+S	NC	NC	NC	NC	υ	U	υ	U
	ADDC	R plus S with carry		Y ← R + S + QC	NC	NC	NC	NC	U	U	U	U
	AND	R·S		Y ← Ri AND Si	NC	NC	NC	NC	0	U	0	U
	NAND	R·S		Yi←Ri NAND Si	NC	NC	NC	NC	0	υ	0	U
	EXOR	R⊕S		Yi←Ri EXOR Si	NC	NC	NC	NC	0	U	0	U
	NOR	R+S		Yi←Ri NOR Si	NC	NC	NC	NC	0	U	0	U
	OR	R+S		Y <sub>i</sub> ←R <sub>i</sub> OR S <sub>i</sub>	NC	NC	NC	NC	0	U	0	U
	EXNOR	R⊕S		Yi←Ri EXNOR Si	NC	NC	NC	NC	0	0	0	U

U = Update

NC = No Change


0 = Reset

1 = Set

## SINGLE BIT SHIFT INSTRUCTIONS

The Single Bit Shift Instructions contain four indicators: byte or word mode, direction and shift linkage, source and destination. They are further subdivided into two types. The first type uses RAM as the source and/or destination and the second type does not use RAM as source or destination. Under the control of the instruction inputs, the desired shift function is performed on the specified source and the result is stored in the specified destination or placed on the Y-bus or both. The direction and shift linkage indicator defines the direction of the shift (up or down) as well as what will be shifted into the vacant bit. On a shift-up instruction, the LSB may be loaded with ZERO, ONE,

or the Link-Status bit (QLINK). The MSB is loaded into the Link-Status bit as shown in Figure 3. On a shift-down instruction, the MSB may be loaded with ZERO, ONE, the contents of the Status Carry flip-flop, (QC), the Exclusive-OR of the Negative-Status bit and the Overflow-Status bit (QN ® QOVR) or the Link-Status bit. The LSB is loaded into the Link-Status bit as shown in Figure 4. The N and Z bits of the Status register are affected but the OVR and C bits are forced to ZERO. The Shift-Down with QN ® QOVR is useful for Two's Complement multiplication.



## SINGLE BIT SHIFT INSTRUCTIONS

#### SINGLE BIT SHIFT

Instruction	B/W	Quad			U <sup>1</sup>	Dest <sup>1</sup>		Орс	ode			RAM	Address
SHFTR	0 = B 1 = W	10	0110 0111	SHRR SHDR	RAM D	RAM RAM	0000 0001 0010 0100 0101 0110 0111 1000	SHUPZ SHUP1 SHUPL SHDNZ SHDN1 SHDNL SHDNC SHDNOV	Up Up Up Down Down Down Down	1	11111	R00 R31	RAM Reg 00 RAM Reg 31
Instruction	B/W	Quad			U <sup>1</sup>			Ope	code			Des	tination
SHFTNR	0 = B 1 = W	11	0110 0111	SHA SHD	ACC D		0000 0001 0010 0100 0101 0110 0111 1000	SHUPZ SHUP1 SHUPL SHDNZ SHDN1 SHDNL SHDNC SHDNOV	Up Up Up Down Down Down Down Down	1 QLINK	00000 00001	NRY NRA	Y Bus ACC

U = Source Dest = Destination Note 1.

## Y BUS AND STATUS - SINGLE BIT SHIFT INSTRUCTIONS

Instruction	Opcode	Description	B/W	Y - Bus	Flag3	Flag2	Flag1	LINK	OVR		С	
	SHUPZ SHUP1	Up 0 Up 1	1 = W	$Y_i \leftarrow SRC_{i-1}$ , $i = 1$ to 15; $Y_0 \leftarrow Shift Input$	NC	NC	NC	SRC <sub>15*</sub>	0	SRC <sub>14</sub>	٥	υ
SHR SHNR	SHUPL	Up QLINK	10-0	$Y_i \leftarrow SRC_{i-1}$ , $i = 1$ to 7; $Y_0 \leftarrow Shift Input$ ; $Y_8 \leftarrow SRC_7$ , $Y_i \leftarrow SRC_{i-9}$ for $i = 9$ to 15	NC	NC	NC	SRC <sub>7</sub> •	0	SRC <sub>6</sub>	0	U
	SHDNZ SHDN1	Down 0 Down 1	1 = W	Y <sub>i</sub> - SRC <sub>i + 1</sub> , i = 0 to 14; Y <sub>15</sub> - Shift Input	NC	NC	NC	SRC <sub>0</sub> -	0	Shift Input	0	U
	SHDNL SHDNC SHCNOV	Down QLINK Down QC Down QN⊕QOVF	0 = B	$Y_i \leftarrow SRC_{i+1}$ , $i = 0$ to 6; $Y_i \leftarrow SRC_{i-7}$ , $i = 8$ to 14; $Y_{7,15} \leftarrow Shift$ Input	NC	NC	NC	SRC <sub>0</sub> •	0	Shift Input	0	U

SRC = Source SHC = Source
U = Update
NC = No Change
0 = Reset
1 = Set
i = 0 to 15 when not specified


\*Shifted Output is loaded into the QLINK.

## **BIT ORIENTED INSTRUCTIONS**

The Bit Oriented Instructions contain four indicators: byte or word mode, operation, source/destination, and the bit position of the bit to be operated on (Bit 0 is the least significant bit). They are further subdivided into two types. The first type uses the RAM as both source and destination and has two kinds of formats which differ only by quadrant. The second type does not use the RAM as a source or a destination. Under the control of the instruction inputs, the desired function is performed on the specified source and the result is stored in the specified destination or placed on the Y-bus or both. The operations which can be performed are: Set Bit n which forces the n<sup>th</sup> bit to a ONE leaving other bits unchanged; Reset Bit n

which forces the n<sup>th</sup> bit to ZERO leaving the other bits unchanged; Test Bit n, which sets the ZERO Status Bit depending on the state of bit n leaving all the bits unchanged; Load 2<sup>n</sup>, which loads ONE in Bit position n and ZERO in all other bit positions; Load 2<sup>n</sup> which loads ZERO in bit position n and ONE in all other bit positions; increment by 2<sup>n</sup>, which adds 2<sup>n</sup> to the operand; and decrement by 2<sup>n</sup> which subtracts 2<sup>n</sup> from the operand. For all the Load, Set, Reset and Test instructions, the N and Z bits are affected and OVR and C bit of the Status register are forced to ZERO. For all arithmetic instructions the LSH (OVR, C, N, Z bits) of the Status register is affected.

#### BIT ORIENTED FIELD DEFINITIONS



#### BIT ORIENTED INSTRUCTIONS

Instruction	B/W	Quad	n	Opcode	RAM Address
BOR1	0 = B 1 = W	11	0 to 15	1101 SETNR Set RAM, bit n 1110 RSTNR Reset RAM, bit n 1111 TSTNR Test RAM, bit n	00000 R00 RAM Reg 00
Instruction	B/W	Quad	n	Opcode	RAM Address
BOR2	0 = B 1 = W	10	0 to 15	1100 LD2NR 2 <sup>n</sup> → RAM 1101 LDC2NR 2 <sup>n</sup> → RAM 11100 A2NR RAM plus 2 <sup>n</sup> → RAM 1111 S2NR RAM minus 2 <sup>n</sup> → RAM	00000 R00 RAM Reg 00
Instruction	B/W	Quad	n		Opcode
BONR	0 = B 1 = W	11	0 to 15	1100	00000

## BIT ORIENTED INSTRUCTIONS

## Y BUS AND STATUS - BIT ORIENTED INSTRUCTIONS

Instruction	Opcode	Description	B/W	Y - Bus	Flag3	Flag2	Flag1	LINK	-	_	С	—
BOR1	SETNR RSTNR	Set RAM Bit n Reset RAM, Bit n	0 = B 1 = W	Y <sub>i</sub> ←RAM <sub>i</sub> for i≠n; Y <sub>n</sub> ←1 Y <sub>i</sub> ←RAM <sub>i</sub> for i≠n; Y <sub>n</sub> ←0	NC NC	NC NC	NC NC	NC NC	0	U	0	Ů
БОП	TSTNR	Test Ram, Bit n	1	$Y_i \leftarrow 0$ for $i \neq n$ ; $Y_n \leftarrow SRC_n$	NC	NC	NC	NC	0	υ	٥	U
	LD2NR	2 <sup>n</sup> → BAM	1	Y <sub>i</sub> ← 0 for i ≠ n; Y <sub>n</sub> ← 1	NC	NC	NC	NC	0	υ	0_	0
	LDC2NR	2 <sup>n</sup> → RAM	1	$Y_i \leftarrow 1$ for $i \neq n$ ; $Y_n \leftarrow 0$	NC	NC	NC	NC	0	υ	0	0
BOR2	A2NR	RAM + 2 <sup>n</sup> → RAM	1	Yi←RAM + 2 <sup>n</sup>	NC	NC	NC	NC	U	U	L <sub>U</sub>	U
	S2NR	RAM - 2 <sup>n</sup> → RAM	1	Y <sub>i</sub> ← RAM – 2 <sup>n</sup>	NC	NC	NC	NC	U	U	U	U
	TSTNA	Test ACC, Bit n	1	$Y_i \leftarrow 0$ for $i \neq n$ ; $Y_n \leftarrow ACC_n$	NC	NC	NC	NC	0	U	0	U
	RSTNA	Reset ACC, Bit n	1	$Y_i \leftarrow ACC_i$ for $i \neq n$ ; $Y_n \leftarrow 0$	NC	NC	NC	NC	0	U	0	U
	SETNA	Set ACC, Bit n	1	$Y_i \leftarrow ACC_i$ for $i \neq n$ ; $Y_n \leftarrow 1$	NC	NC	NC	NC	0	U	0	0
	A2NA	ACC + 2 <sup>n</sup> → ACC	1	Yi ← ACC + 2 <sup>n</sup>	NC	NC	NC	NC	U	U	U	U
	S2NA	ACC - 2 <sup>n</sup> → ACC	1	Yi ← ACC - 2 <sup>n</sup>	NC	NC	NC	NC	U.	U	U	U
	LD2NA	2 <sup>n</sup> →ACC	1	$Y_i \leftarrow 0$ for $i \neq n$ ; $Y_n \leftarrow 1$	NC	NC	NC	NC	0	U	0	0
	LDC2NA	2" → ACC	1	$Y_i \leftarrow 1$ for $i \neq n$ ; $Y_n \leftarrow 0$	NC	NC	NC	NC	0	U	0	0
BONR	TSTND	Test D. Bit n	┪	$Y_i \leftarrow 0$ for $i \neq n$ ; $Y_n \leftarrow D_n$	NC	NC	NC	NC	0	U	0	U
	RSTND	Reset D. Bit n*	1	$Y_i \leftarrow D_i$ for $i \neq n$ ; $Y_n \leftarrow 0$	NC	NC	NC	NC	0	U	0	U
	SETND	Set D, Bit n*	1	$Y_i \leftarrow D_i$ for $i \neq n$ ; $Y_n \leftarrow 1$	NC	NC	NC	NC	0	<u> U</u>	0	0
	A2NDY	D + 2 <sup>n</sup> → Y Bus	1	Y←D + 2 <sup>n</sup>	NC	NC	NC	NC	U	υ	U	υ
	S2NDY	D-2 <sup>n</sup> →Y Bus	1	Y ← D − 2 <sup>n</sup>	NC	NC	NC	NC	U	U	U	U
	LD2NY	2 <sup>n</sup> → Y Bus	1	$Y_i \leftarrow 0$ for $i \neq n$ ; $Y_n \leftarrow 1$	NC	NC	NC	NC	0	U	0	0
	LDC2NY	2 <sup>n</sup> → Y Bus	1	$Y_i \leftarrow 1$ for $i \neq n$ ; $Y_n \leftarrow 0$	NC	NC	NC	NC	0	υ	0	0

SRC = Source U = Update NC = No Change 0 = Reset 1 = Set i = 0 to 15 when not specified

\*Destination is not D Latch but Y Bus.

#### ROTATE BY n BITS INSTRUCTIONS

The Rotate by n Bits Instructions contain four indicators: byte or word mode, source, destination and the number of places the source is to be rotated. They are further subdivided into two types. The first type uses RAM as a source and/or a destination and the second type does not use RAM as a source or destination. The first type has two different formats and the only difference is in the quadrant. The second type has only one format as shown in the table. Under the control of instruction inputs, the n indicator specifies the number of bit positions the source is to be rotated up (0 to 15), and the result

is either stored in the specified destination or placed on the Ybus or both. An example of this instruction is given in Figure 5. In the Word mode, all 16-bits are rotated up while in the Byte mode, only the lower 8-bits (0-7) are rotated up; In the Word mode, a rotate up by n bits is equivalent to a rotate down by (16-n) bits. Similarly, in the Byte mode a rotate up by n bits is equivalent to a rotate down by (8-n) bits. The N and Z bits of the Status Register are affected and OVR and C bits are forced to ZERO.

1100

SRC-Dest

EXAMPLE:	n = 4, Wor	d Mode			ROTATE BY n BITS FIELD DEFINITIONS
Source Destination	0001 0011	0011 0111	0111 1111	1111 0001	15 14 13 12 9 8 5 4 0
EXAMPLE:	n = 4, Byte	e Mode			ROTR1 B/W Quad n SRC-Dest RAM Address
Source	0001	0011	0111	1111	
Destination	0001	0011	1111	0111	ROTR2 B/W Quad n SRC-Dest RAM Address
Fig	gure 5. Ro	tate by n	Example		BOTNR B/W Quad n 1100 SRC-Dest

#### ROTATE BY n BITS INSTRUCTIONS

ROTNR B/W Quad n

Instruction	B/W	Quad	n			U <sup>1</sup>	Dest <sup>1</sup>		RAM	Address	)
ROTR1	0 = B 1 = W	00	0 to 15	1100 1110 1111	RTRA RTRY RTRR	RAM RAM RAM	ACC Y Bus RAM	00000	R00 R31	RAM Re	
Instruction	B/W	Quad	n			U <sup>1</sup>	Dest <sup>1</sup>		RAM Address		
ROTR2	0 = B 1 = W	01	0 to 15	0000 0001	RTAR RTDR	ACC D	RAM RAM	00000	R00 R31	RAM Re	
Instruction	B/W	Quad	n							U <sup>1</sup>	Dest <sup>1</sup>
ROTNR	0 = B 1 = W	11	0 to 15	1100				11000 11001 11100 11101	RTDY RTDA RTAY RTAA	D D ACC ACC	Y Bus ACC Y Bus ACC

Note 1: U = Source Dest = Destination

### Y BUS AND STATUS - ROTATE BY n BITS INSTRUCTIONS

Instruction	Op- code	B/W	Y - Bus	Flag3	Flag2	Flag1	LINK	OVR	N	С	z
ROTR1		1 = W	Y <sub>i</sub> ← SRC <sub>(i-n)mod16</sub>	NC	NC	NC	NC	0	SRC 15 - n	0	U
ROTR2 ROTNR		0 = B	$Y_{i} \leftarrow SRC_{i+8} = SRC_{(i-n)mod8}$ for $i = 0$ to 7	NC	NC	NC	NC	0	SRC <sub>8-n</sub>	0	U


SRC = Source U = No Change

0 = Reset


## ROTATE AND MERGE INSTRUCTION

The Rotate and Merge Instructions contain five indicators: byte or word mode, rotated source, non-rotated source/ destination, mask and the number of bit positions a source is to be rotated. The function performed by the Rotate and Merge instruction is illustrated in Figure 6. The rotated source, U, is rotated up by the Barrel Shifter n places. The mask input then selects, on a bit by bit basis, the rotated U input or R

input. A ZERO in bit i of the mask will select the i<sup>th</sup> bit of the R input as the i<sup>th</sup> output bit, while ONE in bit i will select the i<sup>th</sup> rotated U input as the output bit. The output word is stored in the non-rotated operand location. The N and Z bits are affected. The OVR and C bits of the Status register are forced to ZERO. An example of this instruction is given in Figure 7.



## ROTATE AND MERGE FIELD DEFINITIONS:



## EXAMPLE: n = 4, Word Mode

U	0011	0001	0101	0110
Rotated U	0001	0101	0110	0011
R	1010	1010	1010	1010
Mask (S)	0000	1111	0000	1111
Destination	1010	0101	1010	0011

Figure 7. Rotate and Merge Example.

Figure 6. Rotate and Merge Function.

OR

## ROTATE AND MERGE INSTRUCTION

PF000630

Instruction	B/W	Quad	n			U <sup>1</sup>	R/Des	t <sup>1</sup> S <sup>1</sup>		RAM A	ddress
ROTM	0 = B 1 = W	01	0 to 15	0111 1000 1001 1010 1100 1110	MDAI MDAR MDRI MDRA MARI MRAI	D D D D ACC RAM	ACC ACC RAM RAM RAM ACC	I RAM I ACC I	00000  11111	R00 R31	RAM Reg 00  RAM Reg 31

Note 1. U = Rotated Source

R/Dest = Non-Rotated Source and Destination

S = Mask

## Y BUS AND STATUS - ROTATED MERGE

Instruction	Opcode	B/W	Y - Bus	Flag3	Flag2	Flag1	LINK	OVR	N	С	z
		1=W	Y <sub>i</sub> ← (Non Rot Op) <sub>i</sub> · (mask) <sub>i</sub> + (Rot Op) <sub>(i - n)</sub> mod 16 · (mask) <sub>i</sub>	NC	NC	NC	NC	0	U	٥	U
ROTM		0 = 8	Y <sub>i</sub> ← (Non Rot Op) <sub>i</sub> · (mask) <sub>i</sub> + (Rot Op) <sub>(i − n)mod</sub> 8 · (mask) <sub>i</sub>	NC	NC	NC	NC	0	U	0	U

U = Update


NC = No Change

0 = Reset


#### ROTATE AND COMPARE INSTRUCTIONS

The Rotate and Compare Instructions contain five indicators: byte or word mode, rotated source, non-rotated source, mask, and the number of bit positions the rotated source is to be rotated up. Under the control of instruction inputs, the function performed by the Rotate and Compare instruction is illustrated in Figure 8. The rotated operand is rotated by the Barrel Shifter n places. The mask is inverted and ANDed on a bit-by-bit basis

with the output of the Barrel Shifter and R input. Thus, a ONE in the mask input eliminates that bit from the comparison. A ZERO allows the comparison. If the comparison passes, the Zero flag is set. If it fails, the Zero flag is reset. The N and Z bit are affected. The OVR and C bits of the Status register are forced to ZERO. An example of this instruction is given in Figure 9.



#### ROTATE AND COMPARE FIELD DEFINITIONS



## EXAMPLE: n = 4, Word Mode

U	0011	0001	0101	0110
U Rotated	0001	0101	0110	0011
R	0001	0101	1111	0000
Mask (S)	0000	0000	1111	1111
Z (status) = 1				

Figure 9. Rotate and Compare Examples.

Figure 8. Rotate and Compare Function.

#### ROTATE AND COMPARE INSTRUCTIONS

PF000650

Instruction	B/W	Quad	n			U <sup>1</sup>	R <sup>1</sup>	s¹		RAM A	ddress
ROTC	0=B 1 = W	01	0 to 15	0010 0011 0100 0101	CDAI CDRI CDRA CRAI	D D D RAM	ACC RAM RAM ACC	I ACC I	00000	R00  R31	RAM Reg 00  RAM Reg 31

Note 1. U = Rotated Source R = Non-Rotated Source S = Mask

#### Y BUS AND STATUS - ROTATE AND COMPARE

Instruction	Opcode	B/W	Y - Bus	Flag3	Flag2	Flag1	LINK	OVR	N	C	Z
ROTC		1 = W	Y <sub>i</sub> ← (Non Rot Op) <sub>i</sub> · (mask) <sub>i</sub> ⊕ (Rot Op) <sub>(i - n)mod 16 · (mask)<sub>i</sub></sub>	NC	NC	NC	NC	0	υ	0	C
HOTO		0 = B	Y <sub>i</sub> ←(Non Rot Op) <sub>i</sub> · ( <u>mask</u> ) <sub>i</sub> ⊕ (Rot Op) <sub>(i - n)mod 8</sub> ·(mask) <sub>i</sub>	NC	NC	NC	NC	0	υ	0	υ

U = Update NC = No Change

0 = Reset 1 = Set

## PRIORITIZE INSTRUCTION

The Prioritize Instructions contain four indicators: byte or word mode, operand source (R), mask source (S) and destination. They are further subdivided into two types. The function performed by the Prioritize instruction is shown in Figure 10. The R operand is ANDed with the complement of the Mask operand. A ZERO in the Mask operand allows the corresponding bit in the R operand to participate in the priority encoding function. A ONE in the Mask operand forces the corresponding bit in the R operand to a ZERO, eliminating it from participation in the priority encoding function.

The priority encoder accepts a 16-bit input and produces a 5-bit binary-weighted code indicating the bit position of the highest priority active bit. If none of the inputs are active, the output is ZERO. In the Word mode, if input bit 15 is active, the output is 1, etc. Figure 11 lists the output as a function of the highest-priority active-bit position in both the Word and Byte mode. The N and Z bits are affected and the OVR and C bits of the status register are forced to ZERO. The only limitation in this instruction is that the operand and the mask must be different sources.




Figure 10. Prioritize Function.

## PRIORITIZE INSTRUCTION FIELD DEFINITIONS

15	14 13	12 9	8 5	4 0
B/W	Quad	Destination	Source (R)	RAM Address/ Mask (S)
B/W	Quad	Mask (S)	Destination	RAM Address/ Source (R)
B/W	Quad	Mask (S)	Source (R)	RAM Address/ Destination
B/W	Quad	Mask (S)	Source (R)	Destination

WORD	MODE	BYTE MODE					
Highest Priority Active Bit	Encoder Output	Highest Priority Active Bit	Encoder Output				
None	0	None	0				
15	1	7	1				
14	2	6	2				
•	•		•				
•		•	•				
1	15	1	7				
Ó	16	0	8				

<sup>\*</sup>Bits 8 through 15 do not participate.

Figure 11.

## PRIORITIZE INSTRUCTION

Instruction	B/W	Quad		Destination	on		Source (F	₹)	RAI	M Addre	ss/Mask (S)
PRT1	0 = B 1 = W	10	1000 1010 1011	PRIA PR1Y PR1R	ACC Y Bus RAM	0111 1001	RPT1A PR1D	ACC D	00000  11111	R00  R31	RAM Reg 00 RAM Reg 31
Instruction	B/W	Quad		Mask (S	)		Destination	n	RAM	Addres	s/Source (R)
PRT2	0 = B 1 = W	10	1000 1010 1011	PRA PRZ PRI	Acc 0 I	0000 0010	PR2A PR2Y	ACC Y Bus	00000	R00 R31	RAM Reg 00  RAM Reg 31
Instruction	B/W	Quad		Mask (S	5)		Source (F	₹)	R	AM Add	lress/Dest
PRT3	0 = B 1 = W	10	1000 1010 1011	PRA PRZ PRI	ACC 0 I	0011 0100 0110	PR3R PR3A PR3D	RAM ACC D	00000  11111	R00 R31	RAM Reg 00 RAM Reg 31
Instruction	B/W	Quad		Mask (S	<del></del> -		Source (F	₹)		Desti	nation
PRTNR	0 = B 1 = W	11	1000 1010 1011	PRA PRZ PRI	ACC 0	0100 0110	PRTA PRTD	ACC D	00000 00001	NRY NRA	Y Bus ACC

		YE	BUS AND STATUS - PRIORIT	TIZE INS	TRUCTI	ON					
Instruction	Opcode	B/W	Y - Bus	Flag3	Flag2	Flag1	LINK	OVR	N	С	z
PRT1 PRT2		1 = W	$Y_{i\leftarrow}$ CODE (SCR <sub>n</sub> ·mask <sub>n</sub> ); $Y_{m\leftarrow}$ 0; $i=0$ to 4 and $n=0$ to 15 m=5 to 15	NC	NC	NC	NC	0	U	0	U
PRT3 PRTNR		0 = B	$Y_i \leftarrow CODE (SCR_n \cdot mask_n);$ $Y_m \leftarrow 0; i = 0 \text{ to } 3 \text{ and } n = 0 \text{ to } 7$ m = 4  to  15	NC	NC	NC	NC	0	U	0	U

## **CRC INSTRUCTION**

i = 0 to 15 when not specified


The CRC (Cyclic-Redundancy-Check) Instructions contain one indicator: address of a RAM register to use as the check sum register. The CRC instruction provides a method for generation of the check bits in a CRC calculation. Two CRC instructions are provided – CRC Forward and CRC Reverse. The reason for providing two instructions is that CRC standards do not specify which data bit is to be transmitted first, the LSB or the MSB, but they do specify which check bit must be transmitted first. Figure 12 illustrates the method used to generate these check bits for the CRC Forward function and


0 = Reset

U = Update

Figure 13 illustrates method used for the 2CRC Reverse function. The ACC serves as a polynominal mask to define the generating polynomial while the RAM register holds the partial result and eventually the calculated check sum. The LINK-bit is used as the serial input. The serial input combines with the MSB of the check-sum register, according to the polynomial defined by the polynomial mask register. When the last input bit has been processed, the check-sum register contains the CRC check bits. The LINK, N and Z bits are affected and the OVR and C bits of the Status register are forced to ZERO.

## CYCLIC-REDUNDANCY-CHECK DEFINITIONS:





# **CRC INSTRUCTION** CHECK SUM REGISTER (RAM) POLYNOMIAL MASK (ACC) 15 BARREL SHIFTER N = 15 \*This bit must be transmitted first. PF000320

Figure 13. CRC Reverse Function.

## CYCLIC REDUNDANCY CHECK

nstruction	B/W	Quad			İ	RA	M Address
CRCF	1	10	0110	0011	00000  11111	R00  R31	RAM Reg 00 RAM Reg 31
Instruction	B/W	Quad				RAI	M Address
CRCR	1	10	0110	1001	00000  11111	R00  R31	RAM Reg 00  RAM Reg 31

## Y BUS AND STATUS - CYCLIC REDUNDANCY CHECK

Instruction	Opcode	B/W	Y - Bus	Flag3	Flag2	Flag1	LINK	OVR	N	С	Z
CRCF		1 = W	Y <sub>i</sub> -[(QLINK ⊕ RAM <sub>15</sub> )·ACC <sub>i</sub> ] ⊕ RAM <sub>i-1</sub> for i= 15 to 1 Y <sub>0</sub> -[(QLINK ⊕ RAM <sub>15</sub> )·ACC <sub>0</sub> ] ⊕ 0	NC	NC	NC	RAM <sub>15</sub> *	0	υ	0	U
CRCR		1 = W	Y <sub>i</sub> -[(QLINK ⊕ RAM <sub>0</sub> )·ACC <sub>i</sub> ] ⊕ RAM <sub>i+1</sub> for i = 14 to 0 Y <sub>1</sub> [(QLINK ⊕ RAM <sub>0</sub> )·ACC <sub>1</sub> ] ⊕ 0	NC	NC	NC	RAM <sub>0</sub> *	0	U	0	U

<sup>\*</sup>QLINK is loaded with the shifted out bit from the checksum register.

U = Update
NC = No Change
0 = Reset
1 = Set
i = 0 to 15 when not specified

## STATUS INSTRUCTIONS

Status Instructions - The Set Status Instruction contains a single indicator. This indicator specifies which bit or group of bits, contained in the status register (Figure 14), are to be set (forced to a ONE).

7 6 5 4 3 2 1 0
Flag3 Flag2 Flag1 LINK OVR N C Z

MPR-775

Figure 14. Status Byte.

The Reset Status Instruction contains a single indicator. This indicator specifies which bit or group of bits, contained in the status register, are to be reset (forced to ZERO).

The Store Status Instruction contains two indicators; byte/word and a second indicator that specifies the destination of the status register. The Store Status Instruction allows the status of the processor to be saved and restored later, which is an especially useful function for interrupt handling.

The status register is always stored in the lower byte of the RAM or the ACC register. Depending upon byte or word mode the upper byte is unchanged or loaded with all ZEROs respectively.

The Load Status instructions are included in the single operand and two operand instruction types.

The Test Status Instructions contain a single indicator which specifies which one of the 12 possible test conditions are to be placed on the Conditional-Test output. Besides the eight bits in the Status register (QZ, QC, QN, QOVR, QLINK, QFlag1, QFlag 2, and QFlag3), four logical functions (QN  $\oplus$  QOVR), (QN  $\oplus$  QOVR) + QZ, QZ +  $\overline{\rm QC}$  and LOW may also be selected. These functions are useful in testing results of Two's Complement and unsigned number arithmetic operations. The status register may also be tested via the bidirectional T bus. The code to test the status register via T bus is similar to the code used by instruction lines  $l_1$  to  $l_4$  as shown below. Instruction lines  $l_0$  4 have priority over T bus for testing the

status register on CT output. See the discussion on the status register for a full description.

T <sub>4</sub>	T <sub>3</sub>	T <sub>2</sub>	T <sub>1</sub>	ст
0	0	0	0	(N ⊕ OVR) + Z
0	0	0	1	N ⊕ OVR
0	0	1	0	Z
0	0	1	1	OVR
0	1	0	0	LOW*
0	1	0	1	С
0	1	1	0	z + Ĉ
0	1	1	1	N
1	0	0	0	LINK
1	0	0	1	Flag1
1	0	1	0	Flag2
1	0	1	1	Flag3

<sup>\*</sup>LOW means CT is forced LOW

#### **STATUS**

	15	14 13	12 9	8 5	4 0
SETST	0	Quad	1011	1010	Opcode
RSTST	0	Quad	1010	1010	Opcode
SVSTR	B/W	Quad	0111	1010	RAM Address/Dest
			·		
SVSTNR	B/W	Quad	0111	1010	Destination

## STATUS INSTRUCTIONS

Instruction	B/W	Quad				C	pcode
SETST	0	11	1011	1010	00011 00101 00110 01001 01010	SONCZ SL SF1 SF2 SF3	Set OVR, N, C, Z Set LINK Set Flag1 Set Flag2 Set Flag3
Instruction	B/W	Quad				C	pcode
RSTST	0	11	1010	1010	00011 00101 00110 01001 01010	RONCZ RL RF1 RF2 RF3	Reset OVR, N, C, Z Reset LINK Reset Flag1 Reset Flag2 Reset Flag3
Instruction	B/W	Quad				RAM A	ddress/Dest
SVSTR	0 = B 1 = W	10	0111	1010	00000	R00  R31	RAM Reg 00  RAM Reg 31
						De	stination
SVSTNR	0 = B 1 = W	11	0111	1010	00000	NRY NRA	Y Bus ACC

## STATUS INSTRUCTIONS

Instruction	B/W	Quad				Opcode	(CT)
Test	0	11	1001	1010	00000 00010 00100 00110 01100 01010 01110 01110 10000 10010 10100 10110	TNOZ TNO TZ TOVR TLOW TC TZC TN TL TF-1 TF-2 TF-3	Test (N⊕OVR) + Z Test N⊕OVR Test Z Test OVR Test LOW Test C Test Z + C Test LINK Test LINK Test Flag1 Test Flag2 Test Flag3

IEN · test status instruction has priority over T<sub>1-4</sub> instruction. Note:

## Y BUS AND STATUS - FOR STATUS INSTRUCTIONS

Instruction	Opcode	Description	B/W	Y - Bus	Flag3	Flag2	Flag1	LINK	OVR	N	С	Z
	SONCZ	Set OVR, N. C. Z	0 = B	Y <sub>i</sub> ←1 for i = 0 to 15	NC	NC	NC	NC	1	1	1	1
	SL	Set LINK	1		NC	NC	NC	1 _	NC	NC	NC	NC
SETST	SF1	Set Flag1	1		NC	NC	1	NC	NC	NC	NC	NC
02101	SF2	Set Flag2	1		NC	1	NC	NC	NC	NC	NC	NC
	SF3	Set Flag3	1		1	NC	NC	NC	NC	NC	NC	NC
	RONCZ	Reset OVR, N. C. Z	0 = B	Y <sub>i</sub> ← 0 for i = 0 to 15	NC	NC	NC	NC	0	0	0	0
	BL	Reset LINK	1	l '	NC	NC	NC	0	NC	NC	NC	NC
RSTST	RF1	Reset Flag1	1		NC	NC	0	NC	NC	NC	NC	NC
ngi3i	RF2	Reset Flag2	1		NC	0	NC	NC	NC	NC	NC	NC
1	RF3	Reset Flag3	1		0	NC	NC	NC	NC	NC	NC	NC
SVSTR SVSTNR	I AF3	Save Status*	0 = B 1 = W	Y <sub>i</sub> ← Status for i − 0 to 7; Y <sub>i</sub> ← 0 for i = 8 to 15	NC	NC	NC	NC	NC	NC	NC	NC
	TNOZ	Test (N⊕OVR) + Z	0 = B	**	NC	NC	NC	NC	NC	NC	NC	NC
	TNO	Test N⊕OVR	1		NC	NC	NC	NC	NC	NC	NC	NC
	TZ	Test Z	1		NC	NC	NC	NC	NC	NC	NC	NC
	TOVB	Test OVR	1		NC	NC	NC	NC	NC	NC	NC	NC
	TLOW	Test LOW	1	1	NC	NC	NC	NC	NC	NC	NC	NC
Test	TC	Test C	1		NC	NC	NC	NC	NC	NC	NC	NC
1657	TZC	Test Z + C	┪		NC	NC	NC	NC	NC	NC	NC	NC
ĺ	TN	Test N	-		NC	NC	NC	NC	NC	NC	NC	NC
	TL	Test LINK	┪		NC	NC	NC	NC	NC	NC	NC	NC
	TF1	Test Flag1	┨		NC	NC	NC	NC	NC	NC	NC	NC
	TF2	Test Flag2	-		NC	NC	NC	NC	NC	NC	NC	NC
	TF3	Test Flag3	┪		NC	NC	NC	NC	NC	NC	NC	NC

U = Update
NC = No Change
0 = Reset
1 = Set
i = 0 to 15 when not specified

\*In byte mode only the lower byte from the Y bus is loaded into the RAM or ACC and in word mode all 16-bits from the Y bus are loaded into the RAM or ACC.

\*\*Y-Bus is Undefined.

## **NO-OP INSTRUCTION**

The NO-OP Instruction has a fixed 16-bit code. This instruction does not change any internal registers in the Am29116. It preserves the status register, RAM register and the ACC register.

#### NO OPERATION FIELD DEFINITION

NOOP 0 11 1000 1010 00000

## **NO-OP INSTRUCTION**

Instruction	B/W	Quad			
NOOP	0	11	1000	1010	00000

## Y BUS AND STATUS - NO-OP INSTRUCTION

Instruction	Opcode	B/W	Y - Bus	Flag3	Flag2	Flag1	LINK	OVR	N	С	Z
NOOP		0 = B	*	NC	NC	NC	NC	NC	NC	NC	NC

SRC = Source

U = Update

NC = No Change

0 = Reset

1 = Set

i = 0 to 15 when not specified

\*Y-Bus is undefined.

## SUMMARY OF MNEMONICS

#### **Instruction Type**

Single Operand RAM SOR SONR Single Operand Non-RAM Two Operand RAM (Quad 0) TOR1 Two Operand RAM (Quad 2) TOR2 Two Operand Non-RAM TONR Single Bit Shift RAM SHFTR Single Bit Shift Non-RAM SHFTNR Rotate n Bits RAM (Quad 0) ROTR1 Rotate n Bits RAM (Quad 1) BOTR2 Rotate n Bits Non-RAM ROTNR Bit Oriented RAM (Quad 3) BOR1 Bit Oriented RAM (Quad 2) BOR2 Bit Oriented Non-RAM BONR

Rotate and Merge ROTM Rotate and Compare ROTO PRT1 Prioritize RAM; Type 1 Prioritize RAM; Type 2

PRT2 PRT3 Prioritize RAM; Type 3 Prioritize Non-RAM PRTNR

Cyclic Redundancy Check Forward **CRCF** Cyclic Redundancy Check Reverse CRCR

No Operation NOOP SETST Set Status RSTST Reset Status Save Status RAM SVSTR SVSTNR Save Status Non-RAM

TEST Test Status

#### SOURCE AND DESTINATION

#### Single Operand

Single Operand RAM to ACC SORA Single Operand RAM to Y Bus SORY Single Operand RAM to Status SORS SOAR Single Operand ACC to RAM Single Operand D to RAM SODR Single Operand I to RAM SOIR Single Operand 0 to RAM SOZR Single Operand D(0E) to RAM SOZER Single Operand D(SE) to RAM SOSER SORR Single Operand RAM to RAM Single Operand ACC SOA

SOD Single Operand D SOI Single Operand I Single Operand 0 SOZ SOZE Single Operand D(0E) Single Operand D(SE) SOSE Non-RAM Y Bus NRY NRA Non-RAM ACC

NRS Non-RAM Status NRAS Non-RAM ACC, Status

#### Two Operand

Two Operand RAM, ACC to ACC TORAA Two Operand RAM, I to ACC TORIA Two Operand D, RAM to ACC **TODRA** Two Operand RAM, ACC to Y Bus TORAY Two Operand RAM, I to Y Bus TORIY Two Operand D, RAM to Y Bus TODRY Two Operand RAM, ACC to RAM **TORAR** Two Operand RAM, I to RAM TORIR Two Operand D, RAM to RAM TODRR Two Operand D, ACC to RAM TODAR Two Operand ACC, I to RAM TOAIR Two Operand D, I to RAM TODIR TODA Two Operand D, ACC Two Operand ACC, I TOAL Two Operand D, I TODI

#### Single Bit Shift

SHRR Shift RAM, Store in RAM SHDR Shift D, Store in RAM

Shift ACC SHA SHD Shift D

#### Rotate n Bits

Rotate RAM, Store in ACC RTRA Rotate RAM, Place on Y Bus RTRY RTRR Rotate RAM, Store in RAM Rotate ACC, Store in RAM RTAR RTDR Rotate D. Store in RAM RTDY Rotate D. Place on Y Bus Rotate D, Store in ACC RTDA Rotate ACC, Place on Y Bus RTAY Rotate ACC, Store in ACC RTAA

#### **Rotate and Merge**

MDAL Merge Disjoint Bits of D and ACC Using I as Mask and Store in ACC

Merge Disjoint Bits of D and ACC Using MDAR RAM as Mask and Store in ACC

Merge Disjoint Bits of D and RAM Using MDRI I as Mask and Store in RAM

Merge Disjoint Bits of D and RAM Using **MDRA** 

ACC as Mask and Store in RAM Merge Disjoint Bits of ACC and RAM MARI

Using I as Mask and Store in RAM

Merge Disjoint Bits of RAM and ACC Using I as Mask and Store in ACC

#### **Rotate and Compare**

MRAI

CDAL Compare Unmasked Bits of D and ACC

Using I as Mask

Mnemonics copyright @ 1980 Advanced Micro Devices, Inc.

CDRI	Compare Unmasked Bits of D and RAM Using I as Mask	SHDNZ SHDN1	Shift Down Towards LSB with 0 Insert Shift Down Towards LSB with 1 Insert
CDRA	Compare Unmasked Bits of D and RAM	SHDNL	Shift Down Towards LSB with LINK Inser
051	Using ACC as Mask	SHDNC	Shift Down Towards LSB with Carry Inser
CRAI	Compare Unmasked Bits of RAM and ACC Using I as Mask		Shift Down Towards LSB with Sign EXOF Overflow Insert
Prioritize		Loads	
PR1A	ACC as Destination for Prioritize Type 1	LD2NR	Load 2 <sup>n</sup> into RAM
PR1Y	Y Bus as Destination for Prioritize Type 1		Load 2 <sup>n</sup> into RAM
PR1R	RAM as Destination for Prioritize Type 1	LD2NA	Load 2 <sup>n</sup> into ACC
PRT1A	ACC as Source for Prioritize Type 1		
PR1D	D as Source for Prioritize Type 1	LDC2NA LD2NY	Place 2 <sup>n</sup> on Y Bus
PR2A	ACC as Destination for Prioritize Type 2		Place 2 <sup>rd</sup> on Y Bus
PR2Y	Y Bus as Destination for Prioritize Type 2	LDC2NY	Place 2" on Y Bus
PR3R	RAM as Source for Prioritize Type 3	Bit Oriente	d
PR3A	ACC as Source for Prioritize Type 3	SETNR	Set RAM, Bit n
PR3D	D as Source for Prioritize Type 3	SETNA	Set ACC, Bit n
PRTA	ACC as source for Prioritize Type	SETND	Set D, Bit n
	Non-RAM	SONCZ	Set OVR, N, C, Z, in Status Register
PRTD	D as Source for Prioritize Type Non-RAM	SL	Set LINK Bit in Status Register
PRA	ACC as Mask for Prioritize Type 2, 3,	SF1	Set Flag1 Bit in Status Register
	and Non-RAM	SF2	Set Flag2 Bit in Status Register
PRZ	Mask Equal to Zero for Prioritize Type	SF3	Set Flag3 Bit in Status Register
	2, 3, and Non-RAM	RSTNR	-
PRI	I as Mask for Prioritize Type 2, 3, and		Reset RAM, Bit n
	Non-RAM	RSTNA	Reset ACC, Bit n
OPCODE		RSTND	Reset D, Bit n
Addition		RONCZ	Reset OVR, N, C, Z, in Status Register
		RL RE1	Reset LINK Bit in Status Register
ADD	Add without Carry	RF1	Reset Flag1 Bit in Status Register
ADDC	Add with Carry	RF2	Reset Flag2 Bit in Status Register
A2NA	Add 2 <sup>n</sup> to ACC	RF3	Reset Flag3 Bit in Status Register
A2NR	Add 2 <sup>n</sup> to RAM	TSTNR	Test RAM, Bit n
A2NDY	Add 2 <sup>n</sup> to D, Place on Y Bus	TSTNA TSTND	Test ACC, Bit n Test D, Bit n
Subtraction	n		
SUBR	Subtract R from S without Carry		Operations
SUBRC	Subtract R from S with Carry	MOVE	Move and Update Status
SUBS	Subtract S from R without Carry	COMP	Complement (1's Complement)
SUBSC	Subtract S from R with Carry	INC	Increment
S2NR	Subtract 2 <sup>n</sup> from RAM	NEG	Two's Complement
S2NA	Subtract 2 <sup>n</sup> from ACC	Conditional	I Test
S2NDY	Subtract 2 <sup>n</sup> from D, Place on Y Bus		
	porations	TNOZ TNO	Test (N ⊕ OVR) + Z
Logical Or		INO	Test N ⊕ OVR
Logical Op		T7	
AND	Boolean AND	TZ	Test Overflow Bit
AND NAND	Boolean AND Boolean NAND	TOVR	Test Overflow Bit
AND NAND EXOR	Boolean AND Boolean NAND Boolean EXOR	TOVR TLOW	Test Overflow Bit Test for LOW
AND NAND EXOR NOR	Boolean AND Boolean NAND Boolean EXOR Boolean NOR	TOVR TLOW TC	Test Overflow Bit Test for LOW Test Carry Bit
AND NAND EXOR NOR OR	Boolean AND Boolean NAND Boolean EXOR Boolean NOR Boolean OR	TOVR TLOW TC TZC	Test Overflow Bit Test for LOW Test Carry Bit Test Z + C
AND NAND EXOR NOR	Boolean AND Boolean NAND Boolean EXOR Boolean NOR	TOVR TLOW TC TZC TN	Test Overflow Bit Test for LOW Test Carry Bit Test Z + C Test Negative Bit
AND NAND EXOR NOR OR EXNOR	Boolean AND Boolean NAND Boolean EXOR Boolean NOR Boolean OR	TOVR TLOW TC TZC TN TL	Test Overflow Bit Test for LOW Test Carry Bit Test Z + C Test Negative Bit Test LINK Bit
AND NAND EXOR NOR OR EXNOR SHIFTS	Boolean AND Boolean NAND Boolean EXOR Boolean NOR Boolean OR Boolean EXNOR	TOVR TLOW TC TZC TN TL TF1	Test Overflow Bit Test for LOW Test Carry Bit Test Z + C Test Negative Bit Test LINK Bit Test Flag1 Bit
AND NAND EXOR NOR OR EXNOR SHIFTS SHUPZ	Boolean AND Boolean NAND Boolean EXOR Boolean NOR Boolean OR Boolean EXNOR  Shift Up Towards MSB with 0 Insert	TOVR TLOW TC TZC TN TL TF1 TF2	Test Overflow Bit Test for LOW Test Carry Bit Test Z + C Test Negative Bit Test LINK Bit Test Flag1 Bit Test Flag2 Bit
AND NAND EXOR NOR OR EXNOR SHIFTS	Boolean AND Boolean NAND Boolean EXOR Boolean NOR Boolean OR Boolean EXNOR	TOVR TLOW TC TZC TN TL TF1 TF2 TF3	Test Overflow Bit Test for LOW Test Carry Bit Test Z + C Test Negative Bit Test LINK Bit Test Flag1 Bit

## ABSOLUTE MAXIMUM RATINGS

torage Temperature65 to +150°C
Case) Temperature Under Bias55 to +125°C
upply Voltage to Ground Potential0.5 V to +7.0 V
C Voltage Applied to Outputs For
High Output State0.5 V to +V <sub>CC</sub> Max.
C Input Voltage0.5 V to +5.5 V
C Output Current, Into Outputs30 mA
C Input Current30 mA to +5.0 mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

## **OPERATING RANGES**

Commercial (C) Devices Temperature (T <sub>A</sub> ) Supply Voltage	0 to +70°C +4.75 V to +5.25 V
Military (M) Devices Temperature (T <sub>C</sub> )Supply Voltage	55 to +125°C +4.5 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over operating range unless otherwise specified; All APL and CPL products are included in Group A, Subgroup 1, 2, 3 tests unless otherwise noted.

Parameters	Description	Test C	onditions (N	lote 2)	Min.	Typ. (Note 1)	Max.	Units
Voн	Output HIGH Voltage	V <sub>CC</sub> = Min. V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	Y <sub>0-15</sub> T <sub>1-4</sub> CT	I <sub>OH</sub> = -1.6 mA/-1.2 mA (COM'L/MIL)	2.4			Volts
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min. V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	Y <sub>0-15</sub> T <sub>1-4</sub> CT	I <sub>OL</sub> = 16 mA/12 mA (COM'L/MIL)			0.5	Volts
VIH	Guaranteed Input Logical HIGH Voltage (Note 6)		All Inputs		2.0	<u> </u>		Volts
VIL	Guaranteed Input Logical LOW Voltage (Note 6)		All Inputs				0.8	Volts
V <sub>1</sub>	Input Clamp Voltage	V <sub>CC</sub> = Min.	Ail Inputs	I <sub>IN</sub> = -18 mA			-1.5 -0.50	Volts
l <sub>IL</sub>	Input LOW Current	V <sub>CC</sub> = Max. V <sub>IN</sub> = 0.5 Volts (Note 4)	IEN SRE DLE Io-4 I5-15 OET OEY CP T1-4 Y0-15				-0.50 -1.00 -1.00 -0.50 -0.50 -0.50 -1.50 -0.55 -0.55	mA
¹н	Input HIGH Current	V <sub>CC</sub> = Max. V <sub>IN</sub> = 2.4 Volts (Note 4)	IEN SRE DLE Io-4 Is-15 OET OEY CP T1-4 Y0-15				50 50 100 100 50 50 50 150 100	μΑ
lj.	Input HIGH Current	V <sub>CC</sub> = Max. V <sub>IN</sub> = 5.5 Volts	All Inputs				1.0	mA
lozh	Off State (HIGH Impedance) Output Current	V <sub>CC</sub> = Max. V <sub>O</sub> = 2.4 Volts (Note 4)	T <sub>1-4</sub> Y <sub>0-15</sub>				100	μΑ
lozL	Off State (HIGH Impedance) Output Current	V <sub>CC</sub> = Max. V <sub>O</sub> = 0.5 Volts (Note 4)	T <sub>1-4</sub> Y <sub>0-15</sub>		ļ		-550	μΑ
los	Output Short Circuit Current	V <sub>CC</sub> = Max. + 0.5 Volts V <sub>O</sub> = 0.5 Volts (Note 3)			-30		-85	mA
			COM'L	T <sub>A</sub> = 0 to 70°C (Note 7) T <sub>A</sub> = 70°C	ļ		735 605	-
			COM'L (Am29L116A	T <sub>A</sub> = 0 to 70°C (Note 7)			550)	
lcc	Power Supply Current	V <sub>CC</sub> = Max.	only)	T <sub>A</sub> = 70°C			400	mA.
,00	(Note 5)		MIL (Am29116	T <sub>C</sub> = -55 to 125°C (Note 7)			745	
			only)	T <sub>C</sub> = 125°C			525	

These inpoCold start.

Notes: 1. Typical limits are at V<sub>CC</sub> = 5.0 V, 25°C ambient and maximum loading.

2. For conditions shown as Min. or Max., use the appropriate value specified under Operating Ranges for the applicable device type.

3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.

4. Y<sub>0</sub> = 15. T<sub>1</sub> = 4 are three-state outputs internally connected to TTL inputs. Input characteristics are measured under conditions such that the outputs are in the OFF state.

5. Worst case I<sub>CC</sub> is at minimum temperature.

6. These input levels provide zero noise immunity and should be tested only in a static, noise-free environment.

7. Cold start.

## **Am29116 SWITCHING CHARACTERISTICS**

## **GUARANTEED CHARACTERISTICS OVER COMMERCIAL OPERATING RANGE**

 $(T_A = 0 \text{ to } +70^{\circ}\text{C}, \ V_{CC} = 4.75 \text{ to } 5.25 \text{ V}, \ C_L = 50 \text{ pF})$ 

### A. Combinational Delays (nsec)

		Outputs					
		Y <sub>0 - 15</sub>	T <sub>1-4</sub>	СТ			
	I <sub>0-4</sub> (ADDR)	79	84	-			
	I <sub>0 - 15</sub> (DATA)	79	84	-			
	I <sub>0 - 15</sub> (INSTR)	79	84	48			
Input	DLE	58*	60	_			
	T <sub>1-4</sub>	-	-	39			
	СР	56	62	36			
	Y0 - 15	62*	64	-			
	ĪĒN	I -	-	43			

 $Y_{0-15}$  must be stored in the Data Latch and is source disabled before the delay to  $Y_{0-15}$  as an output can be measured. \*Guaranteed indirectly by other tests.

## B. Enable/Disable Times (nsec) (C<sub>L</sub> = 5 pF for disable only)

		Enable		Dis	able
From Input	To Output	tpzH	tpzL	tPHZ	t <sub>PL</sub> Z
ŌĒY	Y0 - 15	20	20	20	20
OET	T <sub>1-4</sub>	25	25	25	25

## C. Clock and Pulse Requirements (nsec)

Input	Min Low Time	Min High Time
CP	20	30
DLE	-	, 15
ĪĒN	22	

		High-to-Low Transition Set-up Hold		Low-to-High Transition							
Input	With Respect to			Hold		Set-up		Hold		Comment	
I <sub>0-4</sub> (RAM ADDR)	CP	(t	<sub>s1</sub> ) 24	(t <sub>h</sub>	1) 0	-		-		Single At (Source)	DDR
I <sub>0-4</sub> (RAM ADDR)	CP and IEN both LOW	(t	<sub>s2</sub> ) 10	-		-		(t <sub>h7</sub> ) 0		Two ADDR (Destination)	
l <sub>0-15</sub> (DATA)	CP		-		-	(t <sub>s8</sub> )	65	(t <sub>h8</sub> )	0		
I <sub>0 - 15</sub> (INSTR)	CP	(t <sub>s</sub>	3) 38*	(t <sub>h3</sub> )	* 17	(t <sub>s9</sub> )	65	(t <sub>h9</sub> )	0		
IEN HIGH	CP	(t	<sub>54</sub> ) 10		-	_		(t <sub>h10</sub>	) 0	Disable	
IEN LOW	СР	-	(t <sub>s5</sub> ) 20	-	(t <sub>h5</sub> )* 0	(t <sub>s11</sub> ) 22	-	(t <sub>h11</sub> )** 0	_	Enable	Immediate first cycle
SRE	CP		-		-	(t <sub>s12</sub> )	17	(t <sub>h12</sub>	0		
Y	CP		_		_	(t <sub>s13</sub> )	44	(t <sub>h13</sub>	0		
Y	DLE	(t	s6) 10	(the	6) 6	-		-			-
DLE	CP		-		_	(t <sub>s14</sub> )	42	(t <sub>h14</sub>	) 0		

<sup>\*</sup>Timing for immediate instruction for first cycle.

<sup>\*\*</sup>Status register and accumulator destination only.

## Am29116 SWITCHING CHARACTERISTICS (Cont'd.)

(All APL and CPL products are included in Group A, Subgroup 9, 10, 11 tests unless otherwise noted)

## GUARANTEED CHARACTERISTICS OVER MILITARY OPERATING RANGE

 $(T_C = -55 \text{ to } + 125^{\circ}\text{C}, \ V_{CC} = 4.5 \text{ to } 5.5 \text{ V}, \ C_L = 50 \text{ pF})$ 

## A. Combinational Delays (nsec)

		Outputs						
		Y <sub>0 - 15</sub>	T1-4	СТ				
	I <sub>0-4</sub> (ADDR)	100	103	-				
	10 - 15 (DATA)	100	103	_				
	I <sub>0 - 15</sub> (INSTR)	100	103	50				
Input	DLE	68* †	70	_				
	T <sub>1-4</sub>	T -	-	46				
	CP	70	73	43				
	Y0 - 15	70* †	72	-				
	ĪĒÑ		-	50				

 $Y_{0-15}$  must be stored in the Data Latch and its source disabled before the delay to  $Y_{0-15}$  as an output can be measured. \*Guaranteed indirectly by other tests.

B. Enable/Disable Times (nsec)
(C<sub>L</sub> = 5 pF for disable only)

		Ena	ble	Dis	able
From Input	To Output	tpzH	tpZL	t <sub>PHZ</sub>	tPLZ
ŌĒy	Y <sub>0-15</sub>	25	25	25	25
ОЕт	T <sub>1-4</sub>	30	30	30	30

## C. Clock and Pulse Requirements (nsec)

Input	Min Low Time	Min High Time
CP	33	50
DLE	-	20
ĪĒÑ	33	

Input	Input With Respect to		High-to-Low Transition Set-up Hold			Low-to-High Transition Set-up Hold			ł	Comment	
I <sub>0-4</sub> (RAM ADDR)			(t <sub>s1</sub> ) 24		(t <sub>h1</sub> ) 0	-		-		Single ADDR (Source)	
I <sub>0-4</sub> (RAM ADDR)	CP and IEN both LOW	(t <sub>5</sub>	(t <sub>s2</sub> ) 10 -		-,		(t <sub>h7</sub> ) 0		Two ADDR (Destination)		
I <sub>0 - 15</sub> (DATA)	CP				-	(t <sub>s8</sub> )	76	(t <sub>h8</sub> )	3		
l <sub>0-15</sub> (INSTR)	CP	(t <sub>s</sub>	3)* 57	(t	h3)* 17	(t <sub>s9</sub> )	76	(t <sub>h9</sub> )	3		
IEN HIGH	CP	(t,	<sub>34</sub> ) 10		_	-		(t <sub>h10</sub> )	1	Disable	
IEN LOW	CP		(t <sub>s5</sub> ) 20	-	(t <sub>h5</sub> )* 3	(t <sub>s11</sub> ) 28	-	(t <sub>h11</sub> )** 1	-	Enable	Immediate first cycle
SRE	CP				-	(t <sub>s12</sub> )	19	(t <sub>h12</sub> )	0		
V	CP		_		-	(t <sub>s13</sub> )	50	(t <sub>h13</sub> )	2		
<u>'</u>	DLE	(t,	s <sub>6</sub> ) 11		(t <sub>h6</sub> ) 7			<u> </u>			
DLE	CP		-		-	(t <sub>s14</sub> )	50	(t <sub>h14</sub> )	0		

<sup>\*</sup>Timing for immediate instruction for first cycle.

<sup>\*\*</sup>Status register and accumulator destination only.

<sup>† =</sup> Not included in Group A tests

#### **Am29116A SWITCHING CHARACTERISTICS**

#### **GUARANTEED CHARACTERISTICS OVER COMMERCIAL OPERATING RANGE**

 $(T_A = 0 \text{ to } +70^{\circ}\text{C}, \ V_{CC} = 4.75 \text{ to } 5.25 \text{ V}, \ C_L = 50 \text{ pF})$ 

#### A. Combinational Delays (nsec)

		Outputs					
		Y <sub>0-15</sub>	T1-4	СТ			
	I <sub>0-4</sub> (ADDR)	53	(60)	_			
	I <sub>0 - 15</sub> (DATA)	53	60	-			
	I <sub>0 15</sub> (INSTR)	53	60	29			
Input	DLE	39*	39	-			
	T <sub>1-4</sub>	-	-	25			
	СР	39	41	26			
	Y0~15	39*	39	_			
	ĪĒN	-	-	25			

 $Y_{0-15}$  must be stored in the Data Latch and is source disabled before the delay to  $Y_{0-15}$  as an output can be measured. \*Guaranteed indirectly by other tests.

### B. Enable/Disable Times (nsec) (C<sub>L</sub> = 5 pF for disable only)

		Enable		Dis	able
From Input	To Output	tpzH	tpzL	t <sub>PHZ</sub>	tpLZ
ŌĒY	Y0 - 15	22	22	22	22
OET	T <sub>1-4</sub>	25	25	25	25

## C. Clock and Pulse Requirements (nsec)

Input	Min Low Time	Min High Time
CP	20	30
DLE	_	15
ĪĒN	20	-

Input			High-to-Low Transition With Respect to Set-up Hold		1	-to-High Insition Hold	Comment	
I <sub>0-4</sub> (RAM ADDR)	СР	(t <sub>s1</sub> ) 13	(t <sub>h1</sub> ) 0	-	-	Single ADDR (Source)		
I <sub>0-4</sub> (RAM ADDR)	CP and IEN both LOW	(t <sub>s2</sub> ) 7	-	-	(t <sub>h7</sub> ) 2	Two ADDR (Destination)		
i <sub>0 - 15</sub> (DATA)	CP	-	_	(t <sub>s8</sub> ) 45	(th8) 0			
I <sub>0-15</sub> (INSTR)	CP	(t <sub>s3</sub> ) 24*	(t <sub>h3</sub> )* 5	(t <sub>s9</sub> ) 45	(t <sub>h9</sub> ) 0			
IEN HIGH	CP	(t <sub>s4</sub> ) 5	-	_	(t <sub>h10</sub> ) 1	Disable		
IEN LOW	СР	- (t <sub>S5</sub> ) 7	- (t <sub>h5</sub> )* 1	(t <sub>s11</sub> ) 20 -	· (t <sub>h11</sub> )** 1 –	Enable Immediate first cycle		
SRE	CP	-	-	(t <sub>s12</sub> ) 12	(t <sub>h12</sub> ) 2			
Y	CP		-	(t <sub>s13</sub> ) 32	(t <sub>h13</sub> ) 0			
Υ	DLE	(t <sub>s6</sub> ) 6	(t <sub>h6</sub> ) 6	-	-	1		
DLE	CP	_		(t <sub>s14</sub> ) 30	(t <sub>h14</sub> ) 0			

<sup>\*</sup>Timing for immediate instruction for first cycle.

<sup>\*\*</sup>Status register and accumulator destination only.

## Am29L116A SWITCHING CHARACTERISTICS

## GUARANTEED CHARACTERISTICS OVER COMMERCIAL OPERATING RANGE

 $(T_A = 0 \text{ to } +70^{\circ}\text{C}, \ V_{CC} = 4.75 \text{ to } 5.25 \text{ V}, \ C_L = 50 \text{ pF})$ 

## A. Combinational Delays (nsec)

		Outputs				
		Y <sub>0 - 15</sub>	T <sub>1-4</sub>	СТ		
	I <sub>0-4</sub> (ADDR)	79	84	_		
	I <sub>0 - 15</sub> (DATA)	79	84			
	I <sub>0 - 15</sub> (INSTR)	79	84	48		
Input	DLE	58*	60			
•	T <sub>1-4</sub>	-	- 1	39		
	СР	56	62	36		
	Y0-15	62*	64	-		
	ĪĒN		-	43		

 $Y_{0-15}$  must be stored in the Data Latch and is source disabled before the delay to  $Y_{0-15}$  as an output can be measured. \*Guaranteed indirectly by other tests.

## B. Enable/Disable Times (nsec) (CL = 5 pF for disable only)

		Ens	ble	Dis	able
From Input	To Output	tpzH	tpzL	tpHZ	tPLZ
ŌËY	Y0 - 15	20	20	20	20
OET	T <sub>1-4</sub>	30	30	25	25

## C. Clock and Pulse Requirements (nsec)

Input	Min Low Time	Min High Time
CP	20	30
DLE		15
ĪĒN	20	<u>-</u>

Input	With Respect to			High-to-Low Transition Set-up Hold		Low-to-High Transition Set-up Hold			d	Comment	
0-4 (RAM ADDR)	СР			(t <sub>h</sub>	) 0	-		-		Single AE (Source)	DDR
I <sub>0-4</sub> (RAM ADDR)	CP and IEN both LOW	(t <sub>s2</sub> ) 10			-	-		(t <sub>h7</sub> )	1	Two ADDR (Destination)	
I <sub>0 - 15</sub> (DATA)	CP	-			- "	(t <sub>s8</sub> ) 65		(the)	2		
I <sub>0 - 15</sub> (INSTR)	CP	(t <sub>s3</sub> )	38*	(th3) 17*		(t <sub>s9</sub> ) (	55	(t <sub>h9</sub> )	2		
IEN HIGH	CP	(t <sub>s4</sub> )	) 10			-		(t <sub>h10</sub> )	1	Disable	
IEN LOW	СР		(t <sub>s5</sub> ) 20	-	(t <sub>h5</sub> )* 0	(t <sub>S11</sub> ) 22	-	(t <sub>h11</sub> )** 2	-	Enable	Immediate first cycle
SRE	CP		-		-	(t <sub>s12</sub> )	17	(t <sub>h12</sub> )	0		
Υ	СР		_		-	(t <sub>s13</sub> )	44	(th13)	1		
Y	DLE	(t <sub>s6</sub>	) 12	(t <sub>h</sub>	6) 6	-		-			
DLE	CP		-		_	(t <sub>s14</sub> )	42	(t <sub>h14</sub> )	0		

<sup>\*</sup>Timing for immediate instruction for first cycle.

\*\*Status register and accumulator destination only.

#### Test Philosophy and Methods

The following points give the general philosophy that we apply to tests that must be properly engineered if they are to be implemented in an automatic testing environment. The specifics of what philosophies are applied to which test are shown in the data sheet and the data-sheet reconciliation that follow.

#### Capacitive Loading for AC Testing

Automatic testers and their associated hardware have stray capacitance that varies from one type of tester to another, but is generally around 50 pF. This, of course, makes it impossible to make direct measurements of parameters that call for smaller capacitive load than the associated stray capacitance. Typical examples of this are the so-called "float delays" that measure the propagation delays in to and out of the high-impedance state and are usually specified at a load capacitance of 5.0 pF. In these cases, the test is performed at the higher load capacitance (typically 50 pF) and engineering correlations based on data taken with a bench setup are used to determine the result at the lower capacitance.

Similarly, a product may be specified at more than one capacitive load. Since the typical automatic tester is not capable of switching loads in mid-test, it is impractical to make measurements at both capacitances even though they may both be greater than the stray capacitance. In these cases, a measurement is made at one of the two capacitances. The result at the other capacitance is determined from engineering correlations based on data taken with a bench setup and the knowledge that certain DC tests are performed in order to facilitate this correlation

AC loads specified in the data sheet are used for bench testing. Automatic tester loads, which simulate the data-sheet loads, may be used during production testing.

#### Threshold Testing

The noise associated with automatic testing, the long inductive cables, and the high gain of bipolar devices frequently give rise to oscillations when testing high-speed circuits. These oscillations are not indicative of a reject device, but instead, of an overtaxed system. To minimize this problem, thresholds are tested at least once for <u>each</u> input pin. Thereafter, "hard" high and low levels are used for other tests. Generally this means that function and AC testing are performed at "hard" input levels.


#### **AC Testing**


AC parameters are specified that cannot be measured accurately on automatic testers because of tester limitations. Datainput hold times fall into this category. In these cases, the parameter in question is tested by correlating the tester to bench data or oscilloscope measurements made on the tester by engineering (supporting data on file).

Certain AC tests are redundant since they can be shown to be predicted by other tests that have already been performed. In these cases, the redundant tests are not performed.

#### **Output Short-Circuit Current Testing**

When performing  $I_{OS}$  tests on devices containing RAM or registers, great care must be taken that undershoot caused by grounding the high-state output does not trigger parasitic elements which in turn cause the device to change state. In order to avoid this effect, it is common to make the measurement at a voltage ( $V_{Output}$ ) that is slightly above ground. The  $V_{CC}$  is raised by the same amount so that the result (as confirmed by Ohm's law and precise bench testing) is identical to the  $V_{OUT} = 0$ ,  $V_{CC} = Max$ . case.






## SWITCHING TEST CIRCUITS

#### A. THREE-STATE OUTPUTS


## **B. NORMAL OUTPUTS**




- Notes: 1. C<sub>L</sub> = 50 pF includes scope probe, wiring and stray capacitances without device in test fixture
  - S<sub>1</sub>, S<sub>2</sub>, S<sub>3</sub> are closed during function tests and all AC tests except output enable tests.
  - S<sub>1</sub> and S<sub>3</sub> are closed while S<sub>2</sub> is open for tp<sub>ZH</sub> test.
     S<sub>1</sub> and S<sub>2</sub> are closed while S<sub>3</sub> is open for tp<sub>ZL</sub> test.
  - 4.  $C_L = 5.0$  pF for output disable tests.

## SWITCHING TEST WAVEFORMS PULSE WIDTH SET-UP, HOLD, AND RELEASE TIMES LOW-HIGH-LOW PULSE 1.5 V HIGH-LOW-HIGH PULSE WFR02790 WFR02970 Notes: 1. Diagram shown for HIGH data only. Out-ENABLE AND DISABLE TIMES put transition may be opposite sense. 2. Cross hatched area is don't care condi-Disable Enable PROPAGATION DELAY -tzL LZ. SAME PHASE OUTPUT NORMALLY LOW VOH ۲HZ -OUTPUT -OUTPUT NORMALLY HIGH Voi S2 OPEN 0.5 V **PHL** 3 V WFR02660 Notes: 1. Diagram shown for Input Control Enable-LOW and Input Control Disable-HIGH. \_ n v 2. S1, S2 and S3 of Load Circuit are closed WFR02980 except where shown. Note: 1. Pulse Generator for All Pulses: Rate ≤ 1.0 MHz; $Z_0 = 50 \Omega$ ; $t_f \le 2.5 \text{ ns}$ ; $t_f \le 2.5 \text{ ns}$ . KEY TO SWITCHING WAVEFORM OUTPUTS WAVEFORM INPUTS MUST BE WILL BE CHANGING FROM H TO L MAY CHANGE FROM H TO L WILL BE CHANGING FROM L TO H MAY CHANGE FROM L TO H CHANGING: STATE UNKNOWN DOES NOT

KS000010



# Am29116A System Cycle Times



			Am2910A	Am29112 (est.)	Am29331 (est.)	Туре
Pipeline Register	(29821)			(,	(,	Branch Map
Mapping PROM	(27S190A)					
	(29821)			12		
	(29821)		4	4	4	
. <b></b>	Cycle Time:		76	79	75	
Pipeline Register	(29821)	CP-Q	12	12	12	Branch
Buffer Enable	(2959)		20	20	NA	
	(20821)	<sup>T</sup> AA Setun				
Pipeline Pregister	Cycle Time:	Gotup	96	99	76	
Pipeline Register	(29821)	CP-Q	12	12	12	Conditional
						Branch
	(74300)					
			40	40	40	
Pipeline Register	(29821)	Śetup	4	4_	4_	
	Cycle Time:		133	118	108	
Pipeline Register	(29821)	CP-Q	12	12	12	Conditional Branch Using
						External Statu
	(74000)	CC-Y	30	26	23	Register
Control Memory		taa	40	40	40	•
Pipeline Register	(29821)	Setup	4	4_	4	
	Cycle Time:		112	97	79	
Pipeline Register	(29821)	CP-Q	12	12	12	Instruction to
						Output Path
Pipeline Register	(29821)	Setup	4	40	4	
·	Cycle Time:		91	91	76	
Sequencer		CP-Y	40	31	24	Clock to
Control Memory Pipeline Register	(29821)	taa	40 4	40 4	40 4	Output Path
		Setup				
	Register Sequencer Control Memory Pipeline Register  Pipeline Register Buffer Enable Sequencer Control Memory Pipeline Register  Pipeline Register  Pipeline Register  RALU CC-MUX Polarity Sequencer Control Memory Pipeline Register  Pipeline Register  Pipeline Register  Pipeline Register  Pipeline Register  Control Memory Pipeline Register  Pipeline Register  Sequencer Control Memory Pipeline Register  Sequencer Control Memory Pipeline Register	Mapping PROM Register (29821) Sequencer Control Memory Pipeline Register Buffer Enable (29821) Sequencer Control Memory Pipeline Register Register RALU (29821) Cycle Time:  Pipeline Register Comunity (29821) Cycle Time:  Pipeline Register Control Memory Pipeline Register Control Memory Pipeline Register Control Memory Pipeline Register Cycle Time:  Pipeline Register Cycle Time:  Pipeline Register Cycle Time:  Sequencer Control Memory Pipeline Register Cycle Time:  Cycle Time:	Mapping PROM	Pipeline Register   (29821)   CP-Q   12 ns	Pipeline Register	Pipeline Register   (29821)   CP-O   12 ns   12   12   12   12   12   12   12   1

<sup>\*</sup> For the Am29112 Instruction 18 (Test SP with D (TSTSP.P)) is not used. If Instruction 18 is used D-Y is 35 ns and I-Y is 47 ns. \*\*For the Am29112 Relative Branch Instructions are not used. If the Relative Branch Instructions are used D-Y is 43 ns.

Cycle Time:

# THE USE OF AN EXTERNAL STATUS REGISTER IN REDUCING MICROCYCLE LENGTH

The standard connection of the CT pin of the Am29116 and microcycle length calculation arising from that connection are shown below:

## CRITICAL PATH TIMING (FIGURE A)

Part Number	Path	Maximum Commercial Delay (ns)
Pipeline Register	CP-Q	12
Am29116A	i, T-CT	29
Am2923 CC-MUX	Ď-W	7
74S86 Polarity	D-Y	11
Am2910A	CC-Y	30
Control Memory	tAA	40
Pipeline Register	Setup	4
		133

While 133 ns cycle time is quite fast, it can be improved by using an external register for status testing.

## CRITICAL PATH TIMING (FIGURE B)

Part Number	Path	Maximum Commercial Delay (ns)
Am29821 Status Reg	CP-Y	12
Am2923 CC-MUX	Sel–W	15
74S86 Polarity	D-Y	11
Am2910A	CC-Y	30
Control Memory	tAA	40
Pipeline Register	Setup	4
		112

The cycle time has been reduced from 133 ns to 112 ns.




Figure A.






Figure B.





## ADVANCED MICRO DEVICES **DOMESTIC SALES OFFICES**

ALABAMA		(205)	882-9122	MARYLAND		(301) 796-9310
	***************************************	(/		MASSACHUSETTS		(617) 273-3970
ARIZONA, Tempe		(602)	242-4400	MINNESOTA		(612) 938-0001
_empe			792-1200	NEW JERSEY		(201) 299-0002
Tucson		(002)	702 1200	NEW YORK		
CALIFORNIA,		(040)	640.0010	Liverpool		(315) 457-5400
El Segundo		(213)	750 6060	Poughkeepsie		(914) 471-8180
Newport Beach		(714)	752-6262	Woodbury		(516) 364-8020
San Diego			560-7030	NORTH CAROLINA,		
Sunnyvale		(408)	720-8811	OREGON		(503) 245-0080
Woodland Hills		(818)	992-4155			(500) 240 0000
COLORADO		(303)	741-2900	OHIO,		(614) 891-6455
CONNECTICUT				Columbus		(014) 001-0400
,		(203)	264-7800	PENNSYLVANIA,		(045) 000 0006
FLORIDA.				Allentown		(215) 398-8006
Altamonte Springs		(305)	339-5022	Willow Grove		(215) 657-3101
Clearwater		(813)	530-9971	PUERTO RICO		(809) 764-4524
Ft. Lauderdale		(305)	484-8600	TEXAS,		
Melbourne		(305)	729-0496	Austin		(512) 346-7830
GEORGIA		(404)	449-7920	Dallas		(214) 934-9099
ILLINOIS		(312)	773-4422	Houston		. (713) 785-9001
INDIANA		(317)	244-7207	WASHINGTON		. (206) 455-3600
INDIANA		(013)	451-3115	WISCONSIN		. (414) 782-7748
KANSAS						
	INT	ERN	ATIONAL	SALES OFFICES		
BELGIUM.				HONG KONG,		0.60507
Bruxelles	TEL:	(02)	771 99 93	Kowloon	IEL:	3-09037
Буслоности	FAX:	(02	) 762-3716	, °		123427
	TLX:			• •	TLX:	5042
CANADA, Ontario,			٠.	ITALY, Milano	TEL:	(02) 339054
Kanata	TEL	. (613	1) 592-0090		FAX:	(02) 349800
Willowdale	TFI	(416	224-5193		♦ TLX:	31528
Willowdale	FAX:	(416	224-0056	JAPAN, Tokyo	TEL:	(03) 345-824
55 ANOE	1 7/	(	,,,		FAX:	342019
FRANCE, Paris	TEL.	mai a	5 60 00 55	*.=	TLX:	J24064 AMDTKO
Paris	FAX:	(0.13, 4	6 86 21 85	LATIN AMERICA,		
	TLX:			Ft. Lauderdale,	TEL:	(305) 484-860
	1LX:		2020301	, c. Laudordaio,	FAX:	(305) 485-973
GERMANY,		(05	140\ E0 EE	•		9554261 AMDFT
Hannover area	IEL:	(05	143) 50 55	SWEDEN, Stockholm	TEL	(08) 733 03 5
	FAX:			SWEDEN, Stockholm	FAY.	(08) 733 22 8
	TLX:					1160
München	TEL:	(01	39) 41 14-0		I LA	
	FAX:			UNITED KINGDOM,	TEL	(0005) 93900
	TLX:		523883	Manchester area	IEL:	(0005) 02000
Stuttgart	TEL:	(0711	1) 62 33 77			(0925) 82769
Cicing.	FAX:	(07	11) 625187		TLX:	62852
	TLX:	· · · · · · · · · · · ·	721882	London area	TEL:	(04862) 2212
						(04862) 2217
					TLX:	85910
			AEDIO AN	DEDDECENTATIVES		
	NORT	H AI	MERICAN	REPRESENTATIVES		
CALIFORNIA				NEW MEXICO	ATEC	(505) 202 955
CALIFORNIA		M (AO	B) 988-3400	THORSON DESERT STA	41E9	(303) 233-633
I <sup>2</sup> INC	OE	IAI (40	,			
I <sup>2</sup> INC	DIS	TI (40	8) 496-6868	NEW YORK		
I <sup>2</sup> INC	DIS	TI (40	8) 496-6868	NYCOM, INC		
IPAHO	DIS	TI (40	8) 496-6868	NEW YORK NYCOM, INC OHIO		
I <sup>2</sup> INC  IDAHO INTERMOUNTAIN TECH INDIANA	MKGT	TI (40	8) 496-6868 8) 888-6071	NYCOM, INCOHIO		(315) 437-834
I <sup>2</sup> INC  IDAHO INTERMOUNTAIN TECH INDIANA	MKGT	TI (40	8) 496-6868 8) 888-6071	NYCOM, INC		(315) 437-834
I <sup>2</sup> INC  IDAHO INTERMOUNTAIN TECH INDIANA SAI MARKETING CORP	MKGT	TI (40	8) 496-6868 8) 888-6071	NYCOM, INCOHIO Dayton DOLFUSS ROOT & CO.		(315) 437-834
I <sup>2</sup> INC  IDAHO INTERMOUNTAIN TECH INDIANA SAI MARKETING CORP IOWA	MKGT	TI (40) (20) (31	8) 496-6868 8) 888-6071 7) 241-9276	NYCOM, INCOHIO Dayton DOLFUSS ROOT & CO.		(315) 437-834
I <sup>2</sup> INC	MKGT	TI (40) (20) (31	8) 496-6868 8) 888-6071 7) 241-9276	NYCOM, INCOHIO Dayton DOLFUSS ROOT & CO. Strongsville DOLFUSS ROOT & CO. PENNSYLVANIA		(315) 437-834
I <sup>2</sup> INC IDAHO INTERMOUNTAIN TECH INDIANA SAI MARKETING CORP IOWA LORENZ SALES MICHIGAN	MKGT	TI (40) (20) (31) (31)	8) 496-6868 8) 888-6071 7) 241-9276 9) 377-4666	NYCOM, INCOHIO Dayton DOLFUSS ROOT & CO. Strongsville DOLFUSS ROOT & CO. PENNSYLVANIA		(315) 437-834
I <sup>2</sup> INC IDAHO INTERMOUNTAIN TECH INDIANA SAI MARKETING CORP IOWA LORENZ SALES MICHIGAN SAI MARKETING CORP	MKGT	TI (40) (20) (31) (31)	8) 496-6868 8) 888-6071 7) 241-9276 9) 377-4666	NYCOM, INCOHIO Dayton DOLFUSS ROOT & CO. Strongsville DOLFUSS ROOT & CO. PENNSYLVANIA DOLFUSS ROOT & CO.		(315) 437-834 (513) 433-677 (216) 238-030 (412) 221-442
I <sup>2</sup> INC IDAHO INTERMOUNTAIN TECH INDIANA SAI MARKETING CORP IOWA LORENZ SALES MICHIGAN	MKGT	TI (406 (206 (31 (31 (31	8) 496-6868 8) 888-6071 7) 241-9276 9) 377-4666 3) 227-1786	NYCOM, INCOHIO Dayton DOLFUSS ROOT & CO. Strongsville DOLFUSS ROOT & CO. PENNSYLVANIA		(315) 437-834 (513) 433-677 (216) 238-030 (412) 221-442

Advanced Micro Devices reserves the right to make changes in its product without notice in order to improve design or performance characteristics. The performance characteristics listed in this document are guaranteed by specific tests, correlated testing, guard banding, design and other practices common to the industry. For specific testing details, contact your local AMD sales representative. The company assumes no responsibility for the use of any circuits described herein.

ADVANCED MICRO DEVICES 901 Thompson Pl., P.O. Box 3453, Sunnyvale, CA 94088, USA

1 (408) 732-2400 ● TWX: 910-339-9280 ● TELEX: 34-6306 ● TOLL FREE: (800) 538-8450

1 (800) 538-8450

1 (90) 548 Advanced Micro Devices, Inc. Printed in U.S.A. AIS-WCP-15M-10/86-0