

CY29FCT818T DIAGNOSTIC SCAN REGISTER

FEATURES

- Function, Pinout and Drive Compatible with the FCT, F Logic and AM29818
- FCT-C speed at 6.0ns max. (Com'l) FCT-B speed at 7.5ns max. (Com'l)
- Reduced V_{OH} (typically = 3.3V) versions of **Equivalent FCT functions**
- Edge-rate Control Circuitry for Significantly Improved Noise Characteristics

- Power-off disable feature
- Matched Rise and Fall times
- Fully Compatible with TTL Input and Output **Logic Levels**
- 64 mA Sink Current (Com'l), 20 mA (Mil) 15 mA Source Current (Com'l), 3 mA (Mil)
- 8-Bit Pipeline and Shadow Register


DESCRIPTION


The 'FCT818T contain a high speed 8-bit general-purpose data pipeline register and a high speed 8-bit shadow register. The general-purpose register can be used in an 8-bit wide data path for a normal system application. The shadow register is designed for applications, such as diagnostics in sequential circuits, where it is desirable to load known data at a specific location in the circuit and to read the data at that location.

The shadow registers can load data from the output of the 'FCT818T, and can be used as a right-shift register with bit-serial input SDI and output SDO, using DCLK. The data register input is multiplexed to enable loading from the shadow register or from the data input pins using PCLK. Note that data can be loaded simultaneously from the shadow register to the pipeline register, and from the pipeline register to the shadow register provided set-up and hold time requirements are satisfied with respect to the two independent clock inputs.

In a typical application, the general-purpose register in the 'FCT818T replaces an 8-bit data register in the normal data path of a system. The shadow register is placed in an auxiliary bit-serial loop which is used for diagnostics. During diagnostic operation, data is shifted serially into the shadow register, then transferred to the general-purpose register to load a known value into the data path. To read the contents at that point in the data path, the data is transferred from the data register into the shadow register, then shifted serially in the auxiliary diagnostic loop to make it accessible to the diagnostics controller. This data is then compared with the expected value to diagnose faulty operation of the sequential circuit.

FUNCTIONAL BLOCK DIAGRAM PIN CONFIGURATIONS





©1993 Cypress Semiconductor

The contents of the shadow register can also be output by enabling the 8-bit wide D input/output port. In an application such as micro-program testing, the microinstruction register is formed using the general-purpose registers of 'FCT818T devices with cascaded shadow registers. To modify the microinstruction register, the corrected instruction word is shifted serially into the shadow registers and then transferred into the data registers. This word is also loaded easily into the Writeable Control Store (WCS) by enabling the D output from the shadow registers.

DC ELECTRICAL CHARACTERISTICS (Over recommended operating conditions)

Symbol	Para	meter	Min	Typ ¹	Max	Units	V _{cc}	Conditions
V _{IH}	Input HIGH Voltage	2.0			V			
V _{IL}	Input LOW Voltage			8.0	V			
V _H	Hysteresis	· · · · · · · · · · · · · · · · · · ·		0.2		V		All inputs
V _{IK}	Input Clamp Diode Voltage			-0.7	-1.2	٧	MIN	I _{IN} = -18mA
N ^{OH}	Output HIGH Military Voltage Commercial		2.4 2.4	3.3 3.3		V V	MIN	I _{OH} = -3mA I _{OH} = -15mA
V _{oL}	Output LOW Voltage	Military Commercial Commercial		0.3 0.3 0.3	0.5 0.5 0.5	V V	2 Z Z	I _{OL} = 20mA I _{OL} = 24mA I _{OL} = 64mA
I,	Input HIGH Current			5	μА	MAX	$V_{iN} = V_{CC}$	
I _{IH}	Input HIGH Current				5	μА	MAX	$V_{IN} = 2.7V$
1,,	Input LOW Current				-5	μΑ	MAX	V _{IN} = 0.5V
I _{OZH}	Off State I _{out} HIGH-Level (Output Current			10	μΑ	MAX	V _{out} = 2.7V
I _{OZL}	Off State I _{out} LOW-Level C				-10	μΑ	MAX	V _{OUT} = 0.5V
Ios	Output Short Circuit Curre		-60	-120	-225	mA	MAX	$V_{OUT} = 0.0V$
I _{OFF}	Power-off Disable				100	μA	0V	V _{ουτ} = 4.5V
C _{IN}	Input Capacitance ³			5	10	pF	MAX	All inputs
C _{out}	Output Capacitance ³			9	12	pF	MAX	All outputs
I _{cc}	Quiescent Power Supply C	Current		0.2	1.5	mA	MAX	V _{IN} ≤ 0.2V, V _{IN} ≥V _{CC} -0.2V

1710 Tbl 01

Notes:

- Typical values are at V_{cc} = 5.0V, T_A = +25°C ambient.
- 2. Not more than one output should be shorted at a time. Duration of short should not exceed one second. The use of high speed test apparatus and/or sample and hold techniques are preferable in order to minimize internal chip heating and more accurately reflect
- operational values. Otherwise prolonged shorting of a high output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, \mathbf{I}_{os} tests should be performed last.
- 3. This parameter is guaranteed but not tested.

ABSOLUTE MAXIMUM RATINGS 1,2

Symbol	Parameter	Value	Unit
T _{STG}	Storage Temperature	-65 to +150	°C
T _A	Ambient Temperature Under Bias	-65 to +135	°C
V _{cc}	V _{cc} Potential to Ground	~0.5 to +7.0	٧
P _T	Power Dissipation	0.5	W

Notes: 1710 Tbl 02 1. Operation beyond the limits set forth in the above table may impair the useful life of the device. Unless otherwise noted, these limits are over the operating free-air temperature range

Symbol	Parameter	Value	Unit
I _{OUTPUT}	Current Applied to Output	120	mA
V _{IN}	Input Voltage	-0.5 to +7.0	V
V _{OUT}	Voltage Applied to Output	-0.5 to +7.0	٧

1710 Tbl 03

2. Unused inputs must always be connected to an appropriate logic voltage level, preferably either V_{cc} or ground

RECOMMENDED OPERATING CONDITIONS

Free Air Ambient Temperature	Min.	Max.
Military	-55°C	+125°C
Commercial	0°C	+70°C

1710 Tbl 04

Commercial

Supply Voltage (V _{cc})	Min.	Max.
Military	+4.5V	+5.5V

+5.25V 1710 Tbl 05

+4.75V

DC CHARACTERISTICS (Over recommended operating conditions unle

Symbol	Parameter	Typ.¹	Max.	Units	Conditions
Δl _{cc}	Quiescent Power Supply Current (TTL inputs) ²	0.5	2.0	mA	$V_{CC} = MAX$, Outputs Open, $f_1 = 0$, $V_{IN} = 3.4V$
I _{CCD}	Dynamic Power Supply Current ³		0.25	mA/ MHz	$V_{\rm CC}$ = MAX, One Input Toggling, 50% Duty Cycle, Outputs Open, $\overline{\rm OEY}$ = GND, $V_{\rm IN} \le 0.2 {\rm V}$ or $V_{\rm IN} \ge V_{\rm CC} - 0.2 {\rm V}$
			5.3	mA	$\begin{split} &V_{\rm CC} = {\rm MAX, f_0} = 10 {\rm MHz,} \\ &50\% \ {\rm Duty Cycle, Outputs Open,} \\ &{\rm One Bit Toggling at f_1} = 5 {\rm MHz,} \\ &{\overline {\rm OEY}} = {\rm GND,} \\ &V_{\rm IN} {\leq 0.2 {\rm V or } V_{\rm IN} {\geq V_{\rm CC}} - 0.2 {\rm V} \end{split}$
l _c	Total Power Supply Current ^o		7.3	mA	$ \begin{array}{c} V_{\rm CC} = {\rm MAX, f_0} = 10 {\rm MHz,} \\ 50\% \ {\rm Duty Cycle, Outputs Open,} \\ {\rm One Bit Toggling at f_1} = 5 {\rm MHz,} \\ {\rm \overline{OEY}} = {\rm GND,} \\ V_{\rm IN} = 3.4 {\rm V or V_{\rm IN}} = {\rm GND} \\ \end{array} $
হ			17.8⁴	mA	$\begin{split} &V_{\rm CC} = {\rm MAX, f_0} = 10 {\rm MHz,} \\ &50\% \ {\rm Duty \ Cycle, \ Outputs \ Open,} \\ &Eight \ {\rm Bits \ and \ Four \ Controls} \\ &Toggling, \ \overline{\rm OEY} = {\rm GND,} \\ &f_1 = 5 {\rm MHz,} \\ &V_{\rm IN} \le 0.2 {\rm V \ or \ } V_{\rm IN} \ge V_{\rm CC} - 0.2 {\rm V} \end{split}$
	হ		30.8⁴	mA	$V_{CC} = MAX$, $f_0 = 10MHz$, 50% Duty Cycle, Outputs Open, Eight Bits and Four Controls Toggling, $\overline{OEY} = GND$, $f_1 = 5MHz$ $V_{IN} = 3.4V$ or $V_{IN} = GND$

Notes:

- 1 Typical values are at V_{cc} = 5.0V, +25°C ambient 2 Per TTL driven input (V_{iN} = 3.4V); all other inputs at V_{cc} or GND.
- 3 This parameter is not directly testable, but is derived for use in Total Power Supply calculations
- Values for these conditions are examples of the $I_{\rm cc}$ formula. These limits are guaranteed but not tested.
- 5
- $$\begin{split} &= I_{\text{OURSCENT}} + I_{\text{INPUTS}} + I_{\text{DYNAMIC}} \\ &= I_{\text{CC}} + \Delta I_{\text{CCD}} I_{\text{H}} N_{\text{T}} + I_{\text{CCD}} (f_{\text{g}}/2 + f_{\text{1}} N_{\text{1}}) \\ &= \text{Quiescent Current with CMOS input levels} \end{split}$$

- ΔI_{∞} = Power Supply Current for a TTL High Input
 - $(V_{1N} = 3.4V)$ = Duty Cycle for TTL Inputs High
 - = Number of TTL Inputs at D_H
- = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
- = Clock Frequency for Register Devices (Zero for Non-Register Devices)
 - = Input Frequency = Number of Inputs at f.
- All currents are in milliamps and all frequencies are in megahertz.

AC CHARACTERISTICS (Over recommended operating conditions)

		'FCT818T				'FCT818AT					_
Symbol	Parameter		MIL		N'L	MIL		COM'L		Units	Fig. No.*
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		
t _{PD}	PCLK TO Yx MODE to SDO SDI to SDO DCLK to SDO		18 18 18 30		13 16 16 25		12 18 18 30		9 16 15 25	ns ns ns ns	5 6 3 5
t _s	Dx to PCLK MODE to PCLK Yx to DCLK MODE to DCLK SDI to DCLK DCLK DCLK to PCLK PCLK to DCLK	10 15 5 12 10 15 45		8 15 5 12 10 15 40		6 15 5 12 10 15 45		4 15 5 12 10 15 40		ns ns ns ns ns ns	4
ţ,	Dx to PCLK MODE to PCLK Yx to DCLK MODE to DCLK SDI to DCLK	2 0 5 5 0		2 0 5 2 0	_ _ _ _	2 0 5 5	_ _ _ _	2 0 5 2		ns ns ns ns	4
t _{PLZ}	OEY to Yx DCLK to Dx	_	20 45	_	15 45	_	20 45	_	15 45	ns ns	7 5
t _{PHZ}	OEY to Yx DCLK to Dx	_	30 90	_	25 85	_	30 90	_	25 80	ns ns	8 5
t _{PZL}	OEY to Yx DCLK to Dx	_	20 35	_	15 30	_	20 35	_	15 25	ns ns	7 5
t _{PZH}	OEY to Yx DCLK to Dx	_	20 30	_	15 25	_	20 30	_	15 25	ns ns	8 5
t _w	PCLK (High and Low) DCLK (High and Low)	15 25	=	15 25	_	15 25	=	10 15	_	ns ns	5 5

1710 Tbl 07

Notes:

AC Characteristics guaranteed with $C_L = 50 pF$ as shown in Figure 1.

^{*}See "Parameter Measurement Information" in the General Information Section.

AC CHARACTERISTICS (Over recommended operating conditions)

				'FCT818BT				18CT			
Symbol	Parameter	MIL. COM'L		M'L	MIL		COM'L		Units	Fig. No.*	
		Min.	Max.	Min.	Мах.	Min.	Max.	Min.	Max.		
t _{PD}	PCLK TO Yx MODE to SDO SDI to SDO DCLK to SDO		9.0 10.5 10.5 10.5		7.5 9.0 9.0 9.0		7.6 8.9 8.9 8.9		6.0 7.2 7.1 7.2	ns ns ns	5 6 3 5
t _s	Dx to PCLK MODE to PCLK Yx to DCLK MODE to DCLK SDI to DCLK DCLK DCLK DCLK to PCLK PCLK to DCLK	4.5 6.5 4.5 6.5 6.5 6.5 12.5		3.0 5.0 3.0 5.0 5.0 5.0 11.0		3.0 5.0 3.0 5.0 5.0 5.0 11.0		2.0 3.5 2.0 3.5 3.5 3.5 8.5		ns ns ns ns ns ns	4
t _H	Dx to PCLK MODE to PCLK Yx to DCLK MODE to DCLK SDI to DCLK	2 0 3 3 0		2 0 2 2 0		2.0 0 3.0 3.0 0		1.5 0 1.5 1.5	 	ns ns ns ns	4
t _{PLZ}	OEY to Yx DCLK to Dx	_	8.5 8.5		7.0 7.0		7.0 7.0		5.5 5.5	ns ns	7 5
t _{PHZ}	OEY to Yx DCLK to Dx	=	10.5 10.5	_	9.0 9.0		9.0 9.0		8.0 8.0	ns ns	8 5
t _{PZL}	OEY to Yx DCLK to Dx	_	11.5 11.5		10.0 10.0		10.0 10.0		8.0 9.0	ns ns	7 5
t _{PZH}	OEY to Yx DCLK to Dx	_	11.5 12.5		10.0 11.0		10.0 11.0		8.5 9.0	ns ns	8 5
t _w	PCLK (High and Low) DCLK (High and Low)	7.0 7.0	_	6.0 6.0	_	6.0 6.0		5.0 5.0		ns ns	5 5

Notes:

AC Characteristics guaranteed with $C_L = 50 pF$ as shown in Figure 1.

1710 Tbl 08

^{*}See "Parameter Measurement Information" in the General Information Section.


FUNCTION TABLE

	Inp	outs			Outputs	;	
MODE	SDI	DCLK	PCLK	SDO Shadow Pipeline Register			Operation
Ĺ	Х	7	×	S ₇	$\begin{array}{c} S_{_{0}} \leftarrow SDI \\ S_{_{i}} \leftarrow S_{_{i-1}} \end{array}$	NA	Serial Shift; D ₇ –D ₀ Output Disabled
L	Х	X	J	S ₇	NA NA	$P_i \leftarrow D_i$	Load Pipeline Register from Data Input
H H H	L H X	X T T	۲ X X	L H SDI	S, ← Y, Hold NA	NA NA P, ← S,	Load Shadow Register from Y Output Hold Shadow Register; D ₇ –D ₀ Output Enabled Load Pipeline Register from Shadow Register

Note: NA = Not Applicable

1710 Tbl 09

ORDERING INFORMATION



1710 03