

## MEMORY

CMOS 8M × 36 Bit  
SYNCHRONOUS DRAM MODULE

## MB85502-012/-015

## CMOS 8M × 36 Bit Synchronous DRAM Module

## ■ DESCRIPTION

The Fujitsu MB85502 is a fully decoded, CMOS Synchronous Dynamic Random Access Memory (SDRAM) module consisting of eighteen MB81116421 devices which organized as two banks of 2,097,152-word × 4-bit. The MB85502 organized as 8,388,608 × 36-bit is optimized for those applications requiring high speed, high performance, large memory shortage, and high density memory organizations.

This module is ideally suited for supercomputers, workstations, laser printers, high resolution graphic adapters, accelerators and other applications where a simple interface is needed.

The all inputs/ outputs are LVTTL compatible, and supply voltage tolerance is ±9%.

## ■ ABSOLUTE MAXIMUM RATINGS (See NOTE)

Parameter	Symbol	Value	Unit
Supply Voltage	V <sub>CC</sub>	-0.5 to +4.6	V *1
Input Voltage	V <sub>IN</sub>	-0.5 to +4.6	V *1
Output Voltage	V <sub>OUT</sub>	-0.5 to +4.6	V *1
Short Circuit Output Current	I <sub>OUT</sub>	±50	mA
Power Dissipation	P <sub>D</sub>	24	W
Storage Temperature	T <sub>STG</sub>	-55 to +125	°C

\*1 V<sub>SS</sub> = 0 V

**NOTE:** Permanent device damage may occur if the above **Absolute Maximum Ratings** are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

# MB85502-012/MB85502-015


## ■ PRODUCT LINE & FEATURES

Parameter	MB85502-012	MB85502-015
Clock Frequency	84 MHz max.	67 MHz max.
Burst Mode Cycle Time	12 ns min.	15 ns min.
RAS Access Time	71 ns max.	79 ns max.
CAS Access Time	36 ns max.	39 ns max.
Output Valid From Clock (CL = 3)	13 ns max.	14 ns max.
Operating Current (Burst Mode)	6199 mW max.	5641 mW max.
Power Down Mode Current	436 mW max. (ADD=L)	

- 8M words × 36 bits (MB81116421 × 18)
- 72 pin socket type (pin pitch 1.27 mm)
- 84 MHz (Max.) data transfer
- +3.3 V±0.3 V supply voltage
- 4096 refresh cycles every 65.6 ms
- Dual bank operation

- LVTTL compatible I/O
- Programmable burst type
- Programmable burst length
- Auto and Self-refresh
- CKE power down mode
- Output Enable and Input Data Mask

## ■ PACKAGE




MSS-72P-P70

## ■ PIN ASSIGNMENT

DQ0	2	1	Vss
DQ2	4	3	DQ1
DQ4	6	5	DQ3
DQ6	8	7	DQ5
Vcc	10	9	DQ7
DQ9	12	11	DQ8
DQ11	14	13	DQ10
DQ13	16	15	DQ12
DQ14	18	17	Vss
NC	20	19	DQ15
CS1	22	21	CS0
A2	24	23	A3
Vcc	26	25	A1
A10	28	27	A0
NC	30	29	A11
RAS	32	31	Vss
WE	34	33	CAS
A5	36	35	A4
A7	38	37	A6
A9	40	39	A8
Vss	42	41	NC
CKE1	44	43	CKE0
CLK	46	45	CLK-RTN
DQM0	48	47	Vcc
DQ16	50	49	DQM1
DQ18	52	51	DQ17
DQ20	54	53	DQ19
Vss	56	55	DQ21
DQ23	58	57	DQ22
DQ25	60	59	DQ24
DQ26	62	61	Vcc
DQ28	64	63	DQ27
DQ30	66	65	DQ29
DQ32	68	67	DQ31
DQ34	70	69	DQ33
Vss	72	71	DQ35

## FUNCTIONAL BLOCK DIAGRAM



# MB85502-012/MB85502-015

## ■ RECOMMENDED OPERATING CONDITIONS

Parameter	Notes	Symbol	Value			Unit	Ambient Operating Temp.
			Min.	Typ.	Max.		
Supply Voltage	*1	V <sub>CC</sub>	3.0	3.3	3.6	V	0°C to +70 °C
		V <sub>SS</sub>	0	0	0		
Input High Voltage, All Inputs	*1 *2	LVTTL	V <sub>IH</sub>	2.0	—	V <sub>CC</sub> +0.3	V
			V <sub>IL</sub>	-0.3	—	0.8	

\*1: V<sub>SS</sub> = 0 V.

\*2: Ambient temp. depend on cycle time and cooling conditions.

Note: This figures are recommended value to guarantee LSI's normal operation.

Requirements of electric characteristics (DC/AD) is guaranteed within this value.

## ■ CAPACITANCE

(T<sub>A</sub> = 25°C, f = 1 MHz, V<sub>CC</sub> = +3.3 V)

Parameter	Symbol	Typ.	Max.	Unit
Input Capacitance, A <sub>0</sub> to A <sub>11</sub>	C <sub>IN1</sub>	—	16	pF
Input Capacitance, RAS, CAS, WE	C <sub>IN2</sub>	—	16	pF
Input Capacitance, CLK	C <sub>IN3</sub>	—	16	pF
Input Capacitance, DQM <sub>0</sub> , DQM <sub>1</sub>	C <sub>IN4</sub>	—	16	pF
Input Capacitance, CKE <sub>0</sub> , CKE <sub>1</sub>	C <sub>IN5</sub>	—	16	pF
Input Capacitance, CS <sub>0</sub> , CS <sub>1</sub>	C <sub>IN6</sub>	—	16	pF
I/O Capacitance, (DQ <sub>0</sub> to DQ <sub>35</sub> )	C <sub>DQ</sub>	—	22	pF

## ■ DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

Parameter		Symbol	Conditions	Value		Unit	
				Min.	Max.		
Input Leakage Current	All inputs except DQ	$I_{LU}$	$V_{IN} = 0\text{ V}$	-10	10	$\mu\text{A}$	
			$V_{IN} = V_{CC}$	-10	10		
Input Hold Current		$I_{I(Hold)}$	$V_{IN} = 0.8\text{ V}$	75	—	$\mu\text{A}$	
			$V_{IN} = 2\text{ V}$	—	-75		
Output Leakage Current		$I_{LO}$	$0\text{ V} \leq V_{IN} \leq V_{CC}$ Output high impedance	-20	20	$\mu\text{A}$	
Output High Voltage	1	LVTTL	$V_{OH}$	$I_{OH} = -2.0\text{ mA}$	2.4	—	V
Output Low Voltage	1		$V_{OL}$	$I_{OL} = +2.0\text{ mA}$	—	0.4	V
Operating Current (Average Power Supply Current)	MB85502-012	$I_{CC1S}$	No Burst: $t_{CK} = \text{min.}$ One bank active	—	1204 (169)	$\text{mA}$	
					1126 (136)		
	MB85502-015	$I_{CC1D}$	No Burst: $t_{CK} = \text{min.}$ Two banks active	—	1588 (238)	$\text{mA}$	
					1451 (191)		
Precharge Standby Current (Power Supply Current)	ADD=Fix "L" ADD=Fix "H" ADD=Change	$I_{CC2P}$	$CKE = V_{IL}$ Two banks idle $t_{CK} = \text{min.}$ Power down mode	—	121 (103)	$\text{mA}$	
					117 (99)		
					248 (230)		
	ADD=Fix "L" ADD=Fix "H" ADD=Change	$I_{CC2N}$	$CKE = V_{IH}$ Two banks idle $t_{CK} = \text{min.}$	—	641 (102)	$\text{mA}$	
					639 (99)		
					770 (230)		
Active Standby Current (Power Supply Current)	ADD=Fix "L" ADD=Fix "H" ADD=Change	$I_{CC3P}$	$CKE = V_{IL}$ One bank active $t_{CK} = \text{min.}$	—	642 (103)	$\text{mA}$	
					639 (99)		
					770 (230)		
	ADD=Fix "L" ADD=Fix "H" ADD=Change	$I_{CC3N}$	$CKE = V_{IH}$ One bank active $t_{CK} = \text{min.}$	—	912 (102)	$\text{mA}$	
					909 (99)		
					1040 (230)		
Burst Mode Current (Average Power Supply Current)	MB85502-012	$I_{CC4}$	$t_{CK} = \text{min.}$	—	1722 (327)	$\text{mA}$	
					1567 (262)		

*(Continued)*

# MB85502-012/MB85502-015

## ■ DC CHARACTERISTICS (Continued) (Recommended operating conditions unless otherwise noted.)

Parameter	Symbol	Conditions	Value		Unit
			Min.	Max.	
Refresh Current #1 (Average Power Supply Current)	MB85502-012	$I_{CC5S}$	One bank active Auto-Refresh; $t_{CK} = \text{min.}$ , $t_{RC} = \text{min.}$ ADD=Fix Low	—	1134 (99)
					mA
	MB85502-015	$I_{CC5D}$	Two banks active Auto-Refresh; $t_{CK} = \text{min.}$ $t_{RC} = \text{min.}$ , $t_{RRD} = \text{min.}$ ADD=Fix Low	—	1070 (80)
					mA
Refresh Current #2 (Average Power Supply Current)	2	$I_{CC6}$	Self-Refresh; $CKE = V_{IL}$ ADD=Fix Low	—	1463 (113)
					1351 (91)
Refresh Current #2 (Average Power Supply Current)	2	$I_{CC6}$	Self-Refresh; $CKE = V_{IH}$ ADD=Fix Low	—	382 (103)
					mA

1.  $V_{SS} = 0 \text{ V}$

2.  $I_{CC}$  depends on output pin, load condition and number of clock cycle.

Note: All figures except for  $I_{CC2}$  are value for one side(stand by =  $I_{CC2}$ ) operation.

( ) shows supply consumption of driver,  $V_{IH} = V_{CC}$ .

ADD = change is the value of change at burst mode 84 MHZ.

# MB85502-012/MB85502-015

## ■ AC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.) Notes 1, 2, 3

Parameter	Notes	Symbol	MB85502-012		MB85502-015		Unit
			Min.	Max.	Min.	Max.	
Clock Period 4	CAS latency = 3	t <sub>CK</sub>	12	100	15	100	ns
	CAS latency = 2		17.5		20		ns
	CAS latency = 1		35		40		ns
Clock High Time		t <sub>CH</sub>	4	—	4	—	ns
Clock Low Time		t <sub>CL</sub>	4	—	4	—	ns
CS Setup Time		t <sub>SC</sub>	3	—	3	—	ns
CS Hold Time		t <sub>HC</sub>	3	—	3	—	ns
Input Setup Time		t <sub>SI</sub>	3	—	3	—	ns
Input Hold Time		t <sub>HI</sub>	3	—	3	—	ns
Data Input Setup Time*		t <sub>SID</sub>	0	—	0	—	ns
Data Input Hold Time*		t <sub>HID</sub>	7	—	7	—	ns
Output Valid from Clock (t <sub>CLK</sub> = min.) 5, 6	CAS latency = 3	t <sub>AC</sub>	—	13	—	14	ns
	CAS latency = 2			18.5		20	ns
	CAS latency = 1			36		39	ns
Output in Low-Z		t <sub>OLZ</sub>	5	—	5	—	ns
Output in High-Z		t <sub>OHZ</sub>	4	17	4	20	ns
Output Hold Time	7	t <sub>OH</sub>	4	—	4	—	ns
Time between Refresh		t <sub>REF</sub>	—	65.6	—	65.6	ms
Transition Time		t <sub>T</sub>	0.5	2	0.5	2	ns
Power Down Exit Time		t <sub>PDE</sub>	15	—	18	—	ns

\* : DQ<sub>0</sub> to DQ<sub>35</sub> (D<sub>IN</sub> input)

# MB85502-012/MB85502-015

## ■ AC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.) Notes 1, 2, 3

### BASE VALUES FOR CLOCK COUNT/LATENCY

Parameter	Notes	Symbol	MB85502-012		MB85502-015		Unit
			Min.	Max.	Min.	Max.	
RAS Cycle Time	8	$t_{RC}$	110	—	120	—	ns
RAS Access Time	9	$t_{RAC}$	—	71	—	79	ns
CAS Access Time	10, 12	$t_{CAC}$	—	36	—	39	ns
RAS Precharge Time		$t_{RP}$	40	—	40	—	ns
RAS Active Time		$t_{RAS}$	70	10000	80	10000	ns
RAS to CAS Delay Time	11	$t_{RCD}$	35	—	40	—	ns
Write Recovery Time		$t_{WR}$	20	—	25	—	ns
RAS to CAS Bank Active Delay Time		$t_{RRD}$	35	—	40	—	ns


- Notes:
- An initial pause (DESL on NOP) of 200  $\mu$ s is required after power-up followed by a minimum of eight Auto-Refresh cycles.
  - 1.4 V or  $V_{REF}$  is the reference level for measuring timing of input signals. Transition times are measured between  $V_{IH}$  (min.) and  $V_{IL}$  (max.).
  - AC characteristics assume  $t_r = 1$  ns and 30 pF of capacitive load.
  - Maximum value is a reference value and a device may work at a slower untested clock rate.
  - Assumes  $t_{RCD}$  and  $t_{CAC}$  are satisfied.
  - $t_{AC}$  also specifies the access time at burst mode except for first access.
  - Specified where output buffer is no longer driven.
  - Actual clock count of  $t_{RC}$  ( $t_{RC}$ ) will be sum of clock count of  $t_{RAS}$  ( $t_{RAS}$ ) and  $t_{RP}$  ( $t_{RP}$ ).
  - $t_{RAC}$  is a reference value. Maximum value is obtained from the sum of  $t_{RCD}$  (min.) and  $t_{CAC}$  (max.).
  - Assumes  $t_{RAC}$  and  $t_{AC}$  are satisfied.
  - Operation within the  $t_{RCD}$  (min.) ensures that  $t_{RAC}$  can be met; if  $t_{RCD}$  is greater than the specified  $t_{RCD}$  (min.), access time is determined by  $t_{CAC}$  or  $t_{AC}$ .
  - $t_{CAC}$  is programmed at mode register.

\*Source: See MB81116421 Data Sheet for details on the electricals.

# MB85502-012/MB85502-015

## ■ PACKAGE DIMENSIONS

72 pin, Plastic SIMM  
(MSS-72P-P70)



Dimensions in mm(inches).

© 1995 FUJITSU LIMITED M72071SC-1.1

# FUJITSU LIMITED

*For further information please contact:*

## **Japan**

FUJITSU LIMITED  
Corporate Global Business Support Division  
Electronic Devices  
KAWASAKI PLANT, 4-1-1, Kamikodanaka  
Nakahara-ku, Kawasaki-shi  
Kanagawa 211-88, Japan  
Tel: (044) 754-3763  
Fax: (044) 754-3329

## **North and South America**

FUJITSU MICROELECTRONICS, INC.  
Semiconductor Division  
3545 North First Street  
San Jose, CA 95134-1804, U.S.A.  
Tel: (408) 922-9000  
Fax: (408) 432-9044/9045

## **Europe**

FUJITSU MIKROELEKTRONIK GmbH  
Am Siebenstein 6-10  
63303 Dreieich-Buchschlag  
Germany  
Tel: (06103) 690-0  
Fax: (06103) 690-122

## **Asia Pacific**

FUJITSU MICROELECTRONICS ASIA PTE. LIMITED  
#05-08, 151 Lorong Chuan  
New Tech Park  
Singapore 556741  
Tel: (65) 281-0770  
Fax: (65) 281-0220

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

### **CAUTION:**

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.