NEC
ELECTRON DEVICE

MOS INTEGRATED CIRCUIT
μPD35H71

5000-BIT CCD LINEAR IMAGE SENSOR

The μPD35H71 is a high sensitivity 5000-bit linear image sensor consisting of charge coupled devices (CCD) which changes optical images to electrical signal.

Especially, the μPD35H71 has extra high speed CCD register, so it is suitable for high resolution scanner and facsimile which scan high definition document at high speed.

FEATURES

- Valid photocell: 5000-bit
- Photocell's pitch: 7 μm
- High response sensitivity: Providing a response three times better than the existing equivalent NEC product (μPD3571) to the light from a day light fluorescent lamp
- High resolution: 16 dot/mm across the shorter side of a A3-size (297 x 420 mm) sheet
- 40 MHz high speed scan: 126 μs/line
- Peak response wavelength: 550 nm (green)
- Power supply: +12 V
- All clock signal input level: CMOS output under 5 V operation

ORDERING INFORMATION

Part Number	Package	Quality Grade
μPD35H71D	22-pin ceramic DIP (CERDIP) (400 mil)	Standard

Please refer to "Quality grade on NEC Semiconductor Devices" (Document number IEI-1209) published by NEC Corporation to know the specification of quality grade on the devices and its recommended applications.

Document No. IC-2910
(O. D No. IC-8429)
Date Published May 1992 M
Printed in Japan

BLOCK DIAGRAM



PIN CONFIGURATION (Top View)



PHOTOCELL STRUCTURE DIAGRAM



ABSOLUTE MAXIMUM RATINGS (T_a = +25 °C)

Parameter	Symbol	Ratings	Unit
Output unit drain voltage	V_{OD}	−0.3 to +15	V
Digital power supply	V_{DD}	−0.3 to +15	V
Substrate voltage	V_{SUB}	−0.3 to +15	V
Shift register clock voltage	$V_{\phi 1,\phi 2}$	−0.3 to +15	V
Reset signal voltage	$V_{\phi R}$	−0.3 to +15	V
Transfer gate signal voltage	$V_{\phi TG}$	−0.3 to +15	V
Operating ambient temperature	T_{opt}	−25 to +55	°C
Storage temperature	T_{stg}	−40 to +100	°C

RECOMMENDED OPERATING CONDITIONS (T_a = −25 to +55 °C)

Parameter	Symbol	MIN.	TYP.	MAX.	Unit
Output unit drain voltage	V_{OD}	11.4	12.0	12.6	V
Digital power supply	V_{DD}	11.4	12.0	12.6	V
Substrate voltage	V_{SUB}	11.4	12.0	12.6	V
Shift register clock φ1, φ1L signal high level	$V_{\phi 1H}$	4.5	5.0	5.5	V
Shift register clock φ1, φ1L signal low level	$V_{\phi 1L}$	−0.3	0	0.5	V
Shift register clock φ2, φ2L signal high level	$V_{\phi 2H}$	4.5	5.0	5.5	V
Shift register clock φ2, φ2L signal low level	$V_{\phi 2L}$	−0.3	0	0.5	V
Reset signal φR1 high level Note	$V_{\phi R1H}$	4.5	5.0	5.5	V
Reset signal φR1 low level Note	$V_{\phi R1L}$	−0.3	0	0.5	V
Reset signal φR2 high level Note	$V_{\phi R2H}$	4.5	5.0	5.5	V
Reset signal φR2 low level Note	$V_{\phi R2L}$	−0.3	0	0.5	V
Transfer gate signal high level	$V_{\phi TGH}$	4.5	5.0	5.5	V
Transfer gate signal low level	$V_{\phi TGL}$	−0.3	0	0.5	V
Data rate	$f_{\phi R}$		2	40	MHz

Note Input reset signal φR1, φR2 to pin 5, 18 via capacitor. Concerning the connection method refer to APPLICATION CIRCUIT.
Operating conditions of reset signal φR1, φR2 are not the condition at device pins but the condition of the signal which applied to capacitor.
Leave Test pin (pin 7) unconnected

32

ELECTRICAL CHARACTERISTICS

T_a = +25 °C, V_{OD} = 12 V, $f_{\phi 1}$ = 1 MHz, data rate = 2 MHz, storage time = 10 ms, light source = 3200 K halogen lamp +C500 (infrared cut filter), input signal clock = 5 V_{p-p}

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Saturation voltage	V_{SAT}		1.0	1.5		V
Saturation exposure	SE	Daylight color fluorescent lamp		0.29		lx·s
Photo response non-uniformity	PRNU	V_{OUT} = 500 mV		±5	±10	%
Average dark signal	ADS	Light shielding		1.0	3.0	mV
Dark signal non-uniformity	DSNU	Light shielding	−3	−1	+6	mV
Power consumption	P_W			200		mW
Output impedance	Z_O			0.2	0.5	kΩ
Response	R_F	Daylight color fluorescent lamp	4.15	5.2	6.25	V/lx·s
	R_W	W lamp	—	15.6	—	
Response peak wavelength				550		nm
Image lag	IL	V_{OUT}=1V		2	5	%
Offset level	V_{OS}		2.0	3.0	6.0	V
Shift register clock input capacitance	$C_{\phi 1}$ $C_{\phi 2}$			500	800	pF
Last gate clock input capacitance	$C_{\phi 1L}$ $C_{\phi 2L}$			50	100	pF
Reset input capacitance	$C_{\phi R1}$ $C_{\phi R2}$			10	15	pF
Transfer gate signal input capacitance	$C_{\phi TG}$			150	200	pF
Output rise delay time	t_d			20		ns
Register imbalance	RI	V_{OUT} = 500 mV		0	4	%
Transfer efficiency	TTE	V_{OUT} = 500 mV, $f_{\phi R1}$ = 20 MHz	92	98		%
Dynamic range	DR	V_{SAT}/DSNU		500		times
Reset feed through noise	RFSN			250	500	mV

TIMEING CHART 1



TIMING CHART 2



TIMING CHART 3



Recommended Timing [Unit: ns]

Parameter	MIN.	TYP.	MAX.
t_1, t_2	0	50	200
t_3	15	50	500
t_4	5	20	500
t_5, t_6	0	20	50
t_7, t_8	0	50	100
t_9, t_{11}	10	100	500
t_{10}	1000	2000	5000

DEFINITIONS OF CHARACTERISTIC ITEMS

1. Saturation voltage: V_{SAT}
   Output signal voltage at which the response linearity is lost.

2. Saturation exposure: SE
   Product of intensity of illumination (lx) and storage time(s) when saturation of output voltage occurs.

3. Photo response non-uniformity: PRNU
   The peak/bottom ratio to the average output voltage of all the valid bits calculated by the following formula.

$$PRNU(\%) = \left(\frac{V_{MAX.} \text{ or } V_{MIN.}}{\frac{1}{n}\sum_{j=1}^{n} V_j} - 1 \right) \times 100$$

n : Number of valid bits
V_j : Output voltage of each bit



4. Average dark signal: ADS
   Output average voltage in light shielding

$$ADS(mV) = \frac{1}{n}\sum_{j=1}^{n} V_j$$

5. Dark signal non-uniformity: DSNU
   The difference between peak or bottom output voltage in light shielding and ADS.



6. Output impedance: Z_o
   Output pin impedance viewed from outside.

7. Response: R
   Output voltage divided by exposure (lx·s).
   Note that the response varies with the light source.

8. Image Lag: IL

The rate between the last output voltage and the next one after read out the data of a line.



9. Register Imbalance: RI

The rate of the average voltage which is the difference between the output voltage of Odd and Even bits, against the average output voltage of all the valid bits.

$$RI = \frac{\frac{1}{n}\sum_{j=1}^{n} |V_j - V_{j+1}|}{\frac{1}{n}\sum_{j=1}^{n} V_j} \times 100\ (\%)$$

STANDARD CHARACTERISTIC CURVES (T_a = +25 °C)

DARK OUTPUT TEMPERATURE CHARACTERISTIC



STORAGE TIME OUTPUT VOLTAGE CHARACTERISTIC



SPECTRAL RESPONSE CHARACTERISTIC



38

APPLICATION CIRCUIT



Note Leave this pin unconnected.

The application circuits and their parameters are for references only and are not intended for use in actual design-in's.

PACKAGE DIMENSIONS (Unit: mm)



Name	Dimensions	Refractive index
Glass cap	4.75 × 9.25 × 0.7	1.5

40

RECOMMENDED SOLDERING CONDITIONS

The following conditions (see table below) must be met when soldering this product. Please consult with our sales offices in case other soldering process is used, or in case soldering is done under different conditions.

TABLE 1 RECOMMENDED SOLDERING CONDITIONS

Part Number	Package	Symbol
μPD35H71D	22-pin ceramic DIP (CERDIP) (400 mil)	Wave soldering (Only lead part)

TABLE 2 SOLDERING CONDITIONS

Symbol	Soldering process	Soldering conditions
Wave soldering[Note] (Only lead part)	Wave soldering (Only lead part)	Solder temperature: 260 °C or below. Flow time: 10 seconds or below.

Note This wave soldering should be met to only lead part.
Do not contact jet solder to the package body.
Caution Do not apply more than a single process at once, except for "Partial heating method".
Remark For more details, refer to our document "SMT MANUAL" (IEI-1207).