

Description

The μ PD4311 is a 16,384-word by 1-bit static random access memory fabricated with advanced silicon-gate technology. Its unique circuitry, using CMOS peripheral circuits and N-channel memory cells with polysilicon resistors, makes the μ PD4311 a high-speed device that requires very low power and no clock or refreshing to operate.

The μ PD4311 is packaged in a 20-pin plastic DIP.

Features


- ☐ Single +5-volt supply
- ☐ Fully static operation — no clock or refreshing required
- ☐ TTL-compatible inputs and outputs
- ☐ Separated data input and output
- ☐ Three-state output
- ☐ Low power dissipation
 - 80 mA max (active)
 - 2 mA max (standby)
- ☐ Standard 300-mil, 20-pin plastic DIP

Ordering Information

Part Number	Access Time (max)	Package
μ PD4311C-35	35 ns	20-pin plastic DIP
C-45	45 ns	
C-55	55 ns	

Pin Configuration


20-Pin Plastic DIP



Pin Identification

Symbol	Function
A0-A13	Address inputs
DIN	Data input
DOUT	Data output
CS	Chip select
WE	Write enable
GND	Ground
VCC	+5-volt power supply

Block Diagram



Absolute Maximum Ratings

Power supply voltage, V_{CC}	-0.5 to +7.0 V
Input voltage, V_{IN} (Note 1)	-0.5 to +7.0 V
Output voltage, V_{OUT}	-0.5 to +7.0 V
Operating temperature, T_{OPR}	0 to +70°C
Storage temperature, T_{STG}	-55 to +125°C
Power dissipation, P_D	1.0 W

Notes:

(1) $V_{IN} = -3.0$ V min for 20 ns maximum pulse.

Comment: Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The device should be operated within the limits specified under DC and AC characteristics.

Capacitance

$T_A = 25^\circ\text{C}$; $f = 1$ MHz (Note 1)

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Input capacitance	C_{IN}			5	pF	$V_{IN} = 0$ V
Data output capacitance	C_{DOUT}			6	pF	$V_{DOUT} = 0$ V

Notes:

(1) This parameter is sampled and not 100% tested.

Truth Table

\overline{CS}	\overline{WE}	Mode	I/O	I_{CC}
H	X	Not selected	Hi-Z	Standby
L	H	Read	DOUT	Active
L	L	Write	Hi-Z	Active

Recommended DC Operating Conditions

$T_A = 0$ to +70°C

Parameter	Symbol	Limits			Unit
		Min	Typ	Max	
Supply voltage	V_{CC}	4.5	5.0	5.5	V
Input voltage, low (Note 1)	V_{IL}	-0.5		0.8	V
Input voltage, high	V_{IH}	2.2		6.0	V

Notes:

(1) $V_{IL} = -3.0$ V min for 20 ns maximum pulse.

DC Characteristics

$T_A = 0$ to +70°C; $V_{CC} = 5.0$ V $\pm 10\%$

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Input leakage current	I_{LI}	-2	2		μA	$V_{IN} = 0$ V to V_{CC} ; $V_{CC} = \text{max}$
Output leakage current	I_{LO}	-2	2		μA	$V_{OUT} = 0$ V to V_{CC} ; $\overline{CS} = V_{IH}$; $V_{CC} = \text{max}$
Operating supply current	I_{CC}		80		mA	$\overline{CS} = V_{IL}$; $I_{DOUT} = 0$ mA
Standby supply current	I_{SB}		15		mA	$\overline{CS} = V_{IH}$
Standby supply current	I_{SB1}		2		mA	$\overline{CS} = V_{CC} - 0.2$ V; $V_{IN} \leq 0.2$ V or $\geq V_{CC} - 0.2$ V
Output voltage, low	V_{OL}		0.4		V	$I_{OL} = 8.0$ mA
Output voltage, high	V_{OH}	2.4			V	$I_{OH} = -4.0$ mA

AC Characteristics

$T_A = 0 \text{ to } +70^\circ\text{C}$; $V_{CC} = 5.0 \text{ V} \pm 10\%$

Parameter	Symbol	Limits						Unit	Test Conditions (Note 1)
		μ PD4311-35		μ PD4311-45		μ PD4311-55			
		Min	Max	Min	Max	Min	Max		
Read Cycle									
Read cycle time	t _{RC}	35		45		55		ns	(Note 2)
Address access time	t _{AA}		35		45		55	ns	
Chip select access time	t _{ACS}		35		45		55	ns	
Output hold from address change	t _{OH}	5		5		5		ns	
Chip select to output in Lo-Z	t _{LZ}	5		5		5		ns	(Note 3)
Chip deselect to output in Hi-Z	t _{HZ}	0	20	0	25	0	30	ns	(Note 4)
Chip select to power-up time	t _{PU}	0		0		0		ns	
Chip deselect to power-down time	t _{PD}	0	35	0	40	0	45	ns	
Write Cycle									
Write cycle time	t _{WC}	35		45		55		ns	(Note 2)
Chip select to end of write	t _{CW}	35		40		45		ns	
Address valid to end of write	t _{AW}	35		40		45		ns	
Address setup time	t _{AS}	0		0		0		ns	
Write pulse width	t _{WP}	25		30		35		ns	
Write recovery time	t _{WR}	0		0		0		ns	
Data valid to end of write	t _{DW}	20		25		25		ns	
Data hold time	t _{DH}	0		0		0		ns	
Write enable to output in Hi-Z	t _{WZ}	0	20	0	25	0	30	ns	(Note 4)
Output active from end of write	t _{OW}	0		0		0		ns	(Note 3)

Notes:

- (1) Input pulse levels = GND to 3.0 V
Input pulse rise and fall times = 5 ns
Timing reference levels = 1.5 V; see figures 1 and 2 for the output load.
- (2) All read and write cycle timings are referenced from the last valid address to the first transitioning address.
- (3) The transition is measured $\pm 200 \text{ mV}$ from steady state voltage with the loading shown in figure 2.
- (4) The transition is measured at $V_{OL} + 200 \text{ mV}$ and $V_{OH} - 200 \text{ mV}$ with the loading shown in figure 2.

Figure 1. Output Load






Figure 2. Output Load for t_{HZ} , t_{LZ} , t_{WZ} , t_{OW}




Timing Waveforms


Read Cycle No. 1 (Address Access)



Read Cycle No.2 (Chip Select Access)



Write Cycle No. 1 (\overline{WE} Controlled)



Write Cycle No. 2 (\overline{CS} Controlled)

