

Description

The μ PD4311 is a 16,384-word by 1-bit static random access memory fabricated with advanced silicon-gate technology. Its unique circuitry, using CMOS peripheral circuits and N-channel memory cells with polysilicon resistors, makes the μ PD4311 a high-speed device that requires very low power and no clock or refreshing to operate.

The μ PD4311 is packaged in a 20-pin plastic DIP.

Features


- ☐ Single +5-volt supply
- ☐ Fully static operation no clock or refreshing required
- ☐ TTL-compatible inputs and outputs
- ☐ Separated data input and output
- ☐ Three-state output
- ☐ Low power dissipation
 - 80 mA max (active)
- 2 mA max (standby)
- ☐ Standard 300-mil, 20-pin plastic DIP

Ordering Information

rari number	Access Time (max)	Package
μPD4311C-35	35 ns	20-pin plastic DIR
C-45	45 ns	
C-55	55 ns	$\langle\!\langle\rangle\!\rangle$

Pin Configuration


20-Pin Plastic DIP



Pin Identification

Symbol	Function
A ₀ -A ₁₃	Address inputs
DIN	Data input
Cove	Data output
788	Chip select
/NE>	Write enable
ZMO .	Ground
→ _{Vcc}	+5-volt power supply

Block Diagram





Absolute Maximum Ratings

Power supply voltage, V _{CC}	−0.5 to +7.0 V
Input voltage, V _{IN} (Note 1)	−0.5 to +7.0 V
Output voltage, V _{OUT}	-0.5 to +7.0 V
Operating temperature, T _{OPR}	0 to +70°C
Storage temperature, T _{STG}	-55 to +125°C
Power dissipation, P _D	1.0 W

Notes:

(1) $V_{IN} = -3.0 \text{ V}$ min for 20 ns maximum pulse.

Comment: Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The device should be operated within the limits specified under DC and AC characteristics.

Capacitance

T_A = 25°C; f = 1 MHz (Note 1)

Parameter		Limits				Test
	Symbol	Min	Typ	Max	Unit	Conditions
Input capacitance	CIN			5	pF	V _{IN} = 0 V
Data output capacitance	C _{DOUT}		•	6	ρF	$V_{DOUT} = 0 V$

Notes:

(1) This parameter is sampled and not 100% tested.

Truth Table

ČS	WE	Mode	1/0	lcc
Н	Х	Not selected	Hi-Z	Standby
L	Н	Read	D _{OUT}	Active
L	L	Write	Hi-Z	Active

Recommended DC Operating Conditions

 $T_A = 0 \text{ to } +70 \,^{\circ}\text{C}$

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage	V _{CC}	4.5	5.0	5.5	٧
Input voltage, low (Note 1)	V _{IL}	-0.5		0.8	٧
Input voltage, high	V _{IH}	2.2		6.0	٧

Notes

(1) $V_{IL} = -3.0 \text{ V}$ min for 20 ns maximum pulse.

DC Characteristics

 $T_A = 0 \text{ to } +70 \,^{\circ}\text{C}; V_{CC} = 5.0 \text{ V} \pm 10\%$

			Limits		Test		
Parameter	Symbol	Min	Typ Max	Unit	Conditions		
Input leakage current	ΙLI	-2	2	μΑ	$V_{IN} = 0 V \text{ to } V_{CC};$ $V_{CC} = \text{max}$		
Output leakage current	الن	. –2	2	μΑ	V _{OUT} = 0 V to V _{CC} ; CS = V _{IH} ; V _{CC} = max		
Operating supply current	ICC		80	mA	CS = V _{IL} ; I _{DOUT} = 0 mA		
Standby supply current	ISB		15	mA	CS = V _{IH}		
Standby supply current	I _{SB1}		2	mA			
Output voltage, low	V _{OL}		0.4	V	$I_{0L} = 8.0 \text{ mA}$		
Output voltage, high	V _{OH}	2.4		٧	I _{OH} = -4.0 mA		



AC Characteristics

 $T_A = 0 \text{ to } +70 \,^{\circ}\text{C}; V_{CC} = 5.0 \text{ V} \pm 10\%$

		Limits							,
Parameter		μ PD4311-35		μ PD43 11-45		μP04311-55			
	Symbol	Min	Max	Min	Max	Min	Max	Unit	Test Conditions (Note 1)
Read Cycle						7			
Read cycle time	t _{RC}	35		45		55		ns	(Note 2)
Address access time	t _{AA}		35		45		55	ns	
Chip select access time	tACS		35		45		55	ns	
Output hold from address change	t _{OH}	5		5		5		ns	
Chip select to output in Lo-Z	tLZ	5		5		5		ns	(Note 3)
Chip deselect to output in Hi-Z	t _{HZ}	0	20	0	25	0	30	ns	(Note 4)
Chip select to power-up time	tpu	0		0		0		ns	
Chip deselect to power-down time	t _{PD}	0	35	0	40	0	45	ns	
Write Cycle									
Write cycle time	twc	35		45		55		ns	(Note 2)
Chip select to end of write	tcw	35		40		45		ns	
Address valid to end of write	t _{AW}	35		40	•	45		ns	
Address setup time	t _{AS}	0		0		0		ns	
Write pulse width	twp	25		30	· ta-, ta	35		ns	
Write recovery time	twR	0		0		0		ns	
Data valid to end of write	t _{DW}	20		25		25		ns	
Data hold time	t _{DH}	0		0		0		ns	
Write enable to output in Hi-Z	twz	0	20	0	25	0	30	ns	(Note 4)
Output active from end of write	tow	0		0		0		ns	(Note 3)

Notes:

- (1) Input pulse levels = GND to 3.0 V Input pulse rise and fall times = 5 ns Timing reference levels = 1.5 V; see figures 1 and 2 for the output load.
- (2) All read and write cycle timings are referenced from the last valid address to the first transitioning address.
- (3) The transition is measured ± 200 mV from steady state voltage with the loading shown in figure 2.
- (4) The transition is measured at V $_{\rm OL}$ +200 mV and V $_{\rm OH}$ -200 mV with the loading shown in figure 2.

Figure 1. Output Load






Figure 2. Output Load for t_{HZ}, t_{LZ}, t_{WZ}, t_{OW}






Timing Waveforms


Read Cycle No. 1 (Address Access)



Read Cycle No.2 (Chip Select Access)



Write Cycle No. 1 (WE Controlled)



Write Cycle No. 2 (CS Controlled)

