

# 64K (8K x 8) Low-Voltage CMOS EPROM

# **FEATURES**

- · Wide voltage range 3.0V to 5,5V
- · High speed performance
  - 200 ns access time available at 3,0V
- · CMOS Technology for low power consumption
  - 8 mA active current at 3.0V
  - 20 mA active current at 5.5V
  - 100 uA standby current
- · Factory programming available
- · Auto-insertion-compatible plastic packages
- · Auto ID aids automated programming
- Separate chip enable and output enable controls
- · High speed "express" programming algorithm
- Organized 8K x 8: JEDEC standard pinouts
  - 28-pin Dual-in-line package
  - 32-pin Chip carrier (leadless or plastic)
  - 28-pin SOIC package
  - 28-pin TSOP package
  - Tape and reel
- Available for the following temperature ranges:


Commercial: 0°C to +70°C
 Industrial: -40°C to +85°C

#### DESCRIPTION

The Microchip Technology Inc. 27LV64 is a low-voltage (3.0 volt) CMOS EPROM designed for battery powered applications. The device is organized as 8K x 8 (8K-Byte) non-volatile memory product. The 27LV64 consumes only 8mA maximum of active current during a 3.0 volt read operation therefore improving battery performance. This device is designed for very low voltage applications where conventional 5.0 volt only EPROMs can not be used. Accessing individual bytes from an address transition or from power-up (chip enable pin going low) is accomplished in less than 200 ns at 3.0V.This device allows system designers the ability to use low voltage non-volatile memory with today's low voltage microprocessors and peripherals in battery powered applications.

A complete family of packages is offered to provide the most flexibility in applications. For surface mount applications, PLCC or SOIC packaging is available. Tape and reel packaging is also available for PLCC or SOIC packages.

# **PACKAGE TYPE**



# 1.0 ELECTRICAL CHARACTERISTICS

## 1.1 Maximum Ratings\*

Vcc and input voltages w.r.t. Vss...... -0.6V to + 7.25V

VPP voltage w.r.t. Vss during

programming .....-0.6V to +14V

Voltage on A9 w.r.t. Vss .....-0.6V to +13.5V

Output voltage w.r.t. Vss .....-0.6V to Vcc +1.0V

Storage temperature ....-65°C to +150°C

Ambient temp, with power applied ..... -65°C to +125°C

"Notice: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

TABLE 1-1: PIN FUNCTION TABLE

| .,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, |   |
|---|---|
| Name                                    | Function                                    |
| A0-A12                                  | Address Inputs                              |
| CE                                      | Chip Enable                                 |
| ŌĒ                                      | Output Enable                               |
| PGM                                     | Program Enable                              |
| VPP                                     | Programming Voltage                         |
| 00 - 07                                 | Data Output                                 |
| Vcc                                     | +5V Or +3V Power Supply                     |
| Vss                                     | Ground                                      |
| NC                                      | No Connection; No Internal Connections      |
| NU                                      | Not Used; No External Connection Is Allowed |

TABLE 1-2: READ OPERATION DC CHARACTERISTICS

|                                  |               | 179                                  | Co         | c = 3.0V<br>mmercial<br>lustrial: | to 5.5V unless                                  | Tamb                 | vise specified<br>= 0°C to +70°C<br>= -40°C to +85°C   |
|----------------------------------|---------------|--------------------------------------|------------|-----------------------------------|---|----------------------|--|
| Parameter                        | Part*         | Status                               | Symbol     | Min.                              | Max.  | Units                | Conditions   |
| Input Voltages                   | all           | Logic "1"<br>Logic "0"               | VIH<br>VIL | 2.0<br>-0.5                       | Vcc+1<br>0.8                                    | V<br>V               |  |
| Input Leakage                    | all           | _                                    | lLi        | -10                               | 10  | μΑ                   | VIN = 0 to VCC   |
| Output Voltages                  | all           | Logic "1"<br>Logic "0"               | Voh<br>Vol | 2.4                               | 0.45  | V<br>V               | IOH = -400 μA<br>IOL = 2.1 mA  |
| Output Leakage                   | all           | _                                    | ILO        | -10                               | 10  | μΑ                   | Vout = 0V to Vcc   |
| Input Capacitance                | all           | _                                    | Cin        |                                   | 6   | pF                   | VIN = 0V; Tamb = 25°C;<br>f = 1 MHz  |
| Output Capacitance               | all           | _                                    | Соит       | _                                 | 12  | pF                   | Vout = 0V; Tamb = 25°C;<br>f = 1 MHz   |
| Power Supply Current,<br>Active  | C             | TTL input                            | ICC1       | <u> </u>                          | 20 @ 5.0V<br>8 @ 3.0V<br>25 @ 5.0V<br>10 @ 3.0V | mA<br>mA<br>mA<br>mA | $\label{eq:VCC} \begin{array}{l} \text{VCC} = 5.5\text{V; VPP} = \text{VCC} \\ \text{f} = 1  \text{MHz;} \\ \overline{\text{OE}} = \overline{\text{CE}} = \text{VIL;} \\ \text{IOUT} = 0  \text{mA;} \\ \text{VIL} = -0.1  \text{to } 0.8\text{V;} \\ \text{VIH} = 2.0  \text{to } \text{VCC;} \\ \text{Note 1} \end{array}$ |
| Power Supply Current,<br>Standby | C<br>I<br>all | TTL input<br>TTL input<br>CMOS input | Icc(s)     |                                   | 1 @ 3.0V<br>2@ 3.0V<br>100 @ 3.0V               | mA<br>mA<br>μA       | CE = Vcc ± 0.2V  |

<sup>\*</sup> Parts: C=Commercial Temperature Range; I=Industrial Temperature Range

Note 1: Typical active current increases .5 mA per MHz up to operating frequency for all temperature ranges.

TABLE 1-3: READ OPERATION AC CHARACTERISTICS

AC Testing Waveform: VIH = 2.4V and VIL = 0.45V; VOH = 2.0V VOL = 0.8V


Output Load: 1 TTL Load + 100 pF Input Rise and Fall Times: 10 ns

Input Rise and Fall Times: 10 ns

Ambient Temperature: Commercial: Tamb = 0°C to +70°C
Industrial: Tamb = -40°C to +85°C

|   |      |           |      |           |      | Ι         |      |       | T             |  |
|---|------|-----------|------|-----------|------|-----------|------|-------|---------------|--|
| Parameter   | Sym  | 27LV64-20 |      | 27LV64-25 |      | 27LV64-30 |      |       |               |  |
|   |      | Min.      | Max. | Min.      | Max. | Min.      | Max. | Units | Conditions    |  |
| Address to Output Delay                                 | tacc |           | 200  | _         | 250  | _         | 300  | ns    | CE = OE = ViL |  |
| CE to Output Delay                                      | tce  |           | 200  | _         | 250  | _         | 300  | ns    | OE = VIL      |  |
| OE to Output Delay                                      | toe  | _         | 100  |           | 125  |           | 125  | ns    | CE = VIL      |  |
| CE or OE to O/P High<br>Impedance                       | toff | 0         | 50   | 0         | 50   | 0         | 50   | ns    |               |  |
| Output Hold from Address CE or OE, whichever goes first | tон  | 0         | _    | 0         | _    | 0         | _    | ns    |               |  |

# FIGURE 1-1: READ WAVEFORMS



Notes: (1) toFF is specified for OE or CE, whichever occurs first

(2) OE may be delayed up to tce - toe after the falling edge of CE without impact on tce

(3) This parameter is sampled and is not 100% tested.

**TABLE 1-4:** PROGRAMMING DC CHARACTERISTICS

|                               | Ambient Temperature: Tamb = $25^{\circ}$ C $\pm 5^{\circ}$ C VCC = $6.5$ V $\pm 0.25$ V, VPP = VH = $13.0$ V $\pm 0.25$ V |            |             |              |        |                               |  |  |  |
|-------------------------------|---|------------|-------------|--------------|--------|-------------------------------|--|--|--|
| Parameter                     | Status  | Symbol     | Min.        | Max.         | Units  | Conditions                    |  |  |  |
| Input Voltages                | Logic"1"<br>Logic"0"  | ViH<br>ViL | 2.0<br>-0.1 | Vcc+1<br>0.8 | V<br>V |                               |  |  |  |
| Input Leakage                 | _   | ILI        | -10         | 10           | μА     | VIN = 0V to VCC               |  |  |  |
| Output Voltages               | Logic"1"<br>Logic"0"  | Voh<br>Vol | 2.4         | 0.45         | V<br>V | IOH = -400 μA<br>IOL = 2.1 mA |  |  |  |
| Vco Current, program & verify | -   | ICC2       | <b>—</b>    | 20           | mA     | Note 1                        |  |  |  |
| VPP Current, program          | _   | IPP2       | _           | 25           | mA     | Note 1                        |  |  |  |
| A9 Product Identification     | _   | Vн         | 11.5        | 12.5         | ٧      |                               |  |  |  |

Note 1: Vcc must be applied simultaneously or before VPP and removed simultaneously or after VPP.

**TABLE 1-5: PROGRAMMING AC CHARACTERISTICS** 

| for Program, Program Verify and Program Inhibit Modes  AC Testing Waveform: VIH=2.4V and VIL=0.45V; VOH=2.0V; VOL=0.8V  Ambient Temperature: Tamb=25°C ± 5°C  VCC= 6.5V ± 0.25V, VPP = VH = 13.0V ± 0.25V |        |      |      |       |                |  |  |  |  |
|---|--------|------|------|-------|----------------|--|--|--|--|
| Parameter   | Symbol | Min. | Max. | Units | Remarks        |  |  |  |  |
| Address Set-Up Time   | tas    | 2    | _    | μs    |                |  |  |  |  |
| Data Set-Up Time  | tos    | 2    | -    | μs    |                |  |  |  |  |
| Data Hold Time  | tрн    | 2    | _    | μs    |                |  |  |  |  |
| Address Hold Time   | tah    | 0    | _    | μs    |                |  |  |  |  |
| Float Delay (2)   | tor    | 0    | 130  | ns    |                |  |  |  |  |
| Vcc Set-Up Time   | tvcs   | 2    | _    | μs    |                |  |  |  |  |
| Program Pulse Width (1)   | tpw    | 95   | 105  | μs    | 100 μs typical |  |  |  |  |
| CE Set-Up Time  | tces   | 2    | _    | μs    | 4              |  |  |  |  |
| OE Set-Up Time  | toes   | 2    | -    | μs    |                |  |  |  |  |
| VPP Set-Up Time   | tvps   | 2    | _    | μs    |                |  |  |  |  |
| Data Valid from OE  | toE    |      | 100  | ns    |                |  |  |  |  |

Note 1: For express algorithm, initial programming width tolerance is 100  $\mu$ s  $\pm 5\%$ .

Note 2: This parameter is only sampled and not 100% tested. Output float is defined as the point where data is no longer driven (see timing diagram).

FIGURE 1-2: PROGRAMMING WAVEFORMS (1)




TABLE 1-6: MODES

| Operation Mode   | CE  | ŌĒ  | PGM | VPP     | A9   | 00 - 07       |
|------------------|-----|-----|-----|---------|------|---------------|
| Read VIL VIL VIH |     | ViH | Vcc | Х       | Dout |               |
| Program          | VIL | Vін | VIL | VH      | Х    | DIN           |
| Program Verify   | VIL | VIL | ViH | VH      | Х    | Dout          |
| Program Inhibit  | Vін | Х   | Х   | VH      | Х    | High Z        |
| Standby          | ViH | Х   | Х   | Vcc     |      |               |
| Output Disable   | VIL | VIH | VIH | H Vcc X |      | High Z        |
| Identity         | VIL | ViL | ViH | Vcc     | VH   | Identity Code |

(2) tDF and tOE are characteristics of the device but must be accommodated by the programmer.

(3) Vcc =  $6.5V \pm 0.25V$ , V PP = VH =  $13.0V \pm 0.25V$  for Express algorithm.

X = Don't Care

# 1.2 Read Mode

(See Timing Diagrams and AC Characteristics)

Read Mode is accessed when

- a) the CE pin is low to power up (enable) the chip
- b) the OE pin is low to gate the data to the output pins

For Read operations, if the addresses are stable, the address access time (tACC) is equal to the delay from  $\overline{\text{CE}}$  to output (tCE). Data is transferred to the output after a delay from the falling edge of  $\overline{\text{OE}}$  (tCE).

#### 1.3 Standby Mode

The standby mode is defined when the  $\overline{\text{CE}}$  pin is high (VIH) and a program mode is not defined.

When these conditions are met, the supply current will drop from 20 mA to 100  $\mu$ A.

## 1.4 Output Enable

This feature eliminates bus contention in microprocessor-based systems in which multiple devices may drive the bus. The outputs go into a high impedance state when the following condition is true:

. The OE and PGM pins are both high.

# 1.5 Erase Mode (U.V. Windowed Versions)

Windowed products offer the capability to erase the memory array. The memory matrix is erased to the all 1's state when exposed to ultraviolet light. To ensure complete erasure, a dose of 15 watt-second/cm² is required. This means that the device window must be placed within one inch and directly undermeath an ultraviolet lamp with a wavelength of 2537 Angstroms, intensity of  $12,000\mu W/cm^2$  for approximately 20 minutes.

#### 1.6 Programming Mode

The Express Algorithm has been developed to improve the programming throughput times in a production environment. Up to ten 100-microsecond pulses are applied until the byte is verified. No overprogramming is required. A flowchart of the express algorithm is shown in Figure 1-3.

Programming takes place when:

- a) Vcc is brought to the proper voltage,
- b) VPP is brought to the proper VH level,
- c) the CE pin is low,
- d) the OE pin is high, and
- e) the PGM pin is low.

Since the erased state is "1" in the array, programming of "0" is required. The address to be programmed is set via pins A0-A12 and the data to be programmed is presented to pins O0-O7. When data and address are stable,  $\overline{OE}$  is high,  $\overline{CE}$  is low and a low-going pulse on the  $\overline{PGM}$  line programs that location.

#### 1.7 Verify

After the array has been programmed it must be verified to ensure all the bits have been correctly programmed. This mode is entered when all the following conditions are met:

- a) Vcc is at the proper level,
- b) VPP is at the proper VH level,
- c) the CE line is low,
- d) the PGM line is high, and
- e) the OE line is low.

#### 1.8 Inhibit


When programming multiple devices in parallel with different data, only  $\overline{CE}$  or  $\overline{PGM}$  need be under separate control to each device. By pulsing the  $\overline{CE}$  or  $\overline{PGM}$  line low on a particular device in conjunction with the  $\overline{PGM}$  or  $\overline{CE}$  line low, that device will be programmed; all other devices with  $\overline{CE}$  or  $\overline{PGM}$  held high will not be programmed with the data, although address and data will be available on their input pins (i.e., when a high level is present on  $\overline{CE}$  or  $\overline{PGM}$ ); and the device is inhibited from programming.

#### 1.9 Identity Mode

In this mode specific data is output which identifies the manufacturer as Microchip Technology Inc. and device type. This mode is entered when Pin A9 is taken to VH (11.5V to 12.5V). The  $\overline{\text{CE}}$  and  $\overline{\text{OE}}$  lines must be at VIL. A0 is used to access any of the two non-erasable bytes whose data appears on O0 through O7.

| Pin –                        | Input      | Output |        |        |   |        |   |   |   |             |
|------------------------------|------------|--------|--------|--------|---|--------|---|---|---|-------------|
| Identity                     | AO         | 0<br>7 | O<br>6 | O<br>5 | 0 | O<br>3 | 0 | 0 | 0 | H<br>e<br>x |
| Manufacturer<br>Device Type* | VIL<br>VIH | 0      | 0      | 1<br>0 | 0 | 1<br>0 | 0 | 0 | 1 | 29<br>02    |

<sup>\*</sup> Code subject to change



data?

# 27LV64 Product Identification System

To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices.

