

## COP620C/COP622C/COP640C/COP642C/ COP820C/COP822C/COP840C/COP842C/ COP920C/COP922C/COP940C/COP942C 8-Bit Microcontroller

### **General Description**

The COP820C and COP840C are members of the COP8™ microcontroller family. They are fully static parts, fabricated using double-metal silicon gate microCMOS technology. This low cost microcontroller is a complete microcomputer containing all system timing, interrupt logic, ROM, RAM, and I/O necessary to implement dedicated control functions in a variety of applications. Features include an 8-bit memory mapped architecture, MICROWIRE/PLUS™ serial I/O, a 16-bit timer/counter with capture register and a multi-sourced interrupt. Each I/O pin has software selectable options to adapt the device to the specific application. The part operates over a voltage range of 2.5 to 6.0V. High throughput is achieved with an efficient, regular instruction set operating at a 1 microsecond per instruction rate.

### **Key Features**

- 16-bit multi-function timer supporting
  - PWM mode
  - External event counter mode
  - Input capture mode
- 1024 bytes ROM/64 bytes RAM-COP820C family
- 2048 bytes ROM/128 bytes RAM-COP840C family

### I/O Features

- Memory mapped I/O
- Software selectable I/O options (TRI-STATE® Output, Push-Pull Output, Weak Pull-Up Input, High Impedance Input)

- High current outputs
- Schmitt trigger inputs on Port G
- MICROWIRE/PLUS serial I/O
- Packages:
  - 20 DIP/SO with 16 I/O pins
  - \_\_ 28 DIP/SO with 24 I/O pins

### **CPU/Instruction Set Feature**

- 1 µs instruction cycle time
- Three multi-source interrupts servicing
  - External interrupt with selectable edge
  - Timer interrupt
  - Software interrupt
- Versatile and easy to use instruction set
- 8-bit Stack point (SP)—stack in RAM
- Two 8-bit Register Indirect Memory Pointers (B, X)

### **Fully Static CMOS**

- Low current drain (typically < 1 μA)</p>
- Single supply operation: 2.5V to 6.0V
- Temperature range: 0°C to +70°C, -40°C to +85°C, -55°C to +125°C

### **Development Support**

- Emulation and OTP devices
- Real time emulation and full program debug offered by MetaLink's Development System

### Block Diagram




FIGURE 1

TL/DD/9103-1

http://www.national.com

4-24

**■** 6501128 0083213 463 **■** 

### COP920C/COP922C/COP940C/COP942C

### **Absolute Maximum Ratings**

Load Capacitance on D2

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V<sub>CC</sub>) Voltage at any Pin  $-0.3 \mbox{V to V}_{CC}~+~0.3 \mbox{V}$ Total Current into V<sub>CC</sub> Pin (Source) 50 mA

cal specifications are not ensured when operating the device at absolute maximum ratings.

Total Current out of GND Pin (Sink) Storage Temperature Range

60 mA

-65°C to +140°C Note: Absolute maximum ratings indicate limits beyond which damage to the device may occur. DC and AC electri-

Parameter	Condition	Min	Тур	Max	Units
Operating Voltage					<u> </u>
COP9XXC		2.3		4.0	l v
COP9XXCH_		4.0	1	6.0	ĺ v
Power Supply Ripple (Note 1)	Peak to Peak			0.1 V <sub>CC</sub>	v
Supply Current (Note 2)		_			
CKI = 10 MHz	$V_{CC} = 6V$ , tc = 1 $\mu$ s		1	6.0	mA.
CKI = 4 MHz	$V_{CC} = 6V, tc = 2.5 \mu s$		-	4.0	mA
CKI = 4 MHz	$V_{CC} = 4V, tc = 2.5 \mu s$			2.0	mA
CKI = 1 MHz	$V_{CC} = 4V, tc = 10 \mu s$			1.2	mA
HALT Current	$V_{CC} = 6V, CKI = 0 MHz$		< 0.7	8.0	μA
(Note 3)	$V_{CC} = 4V, CKI = 0 MHz$	1	< 0.4	5.0	μA
Input Levels					<u> </u>
RESET, CKI			1		
Logic High		0.9 V <sub>CC</sub>	l		l v
Logic Low			ł	0.1 V <sub>CC</sub>	ĺ v
All Other Inputs			İ		•
Logic High		0.7 V <sub>CC</sub>		1	l v
Logic Low				0.2 V <sub>CC</sub>	v
Hi-Z Input Leakage	$V_{CC} = 6.0V$	-1		+1	μА
Input Pullup Current	$V_{CC} = 6.0V, V_{IN} = 0V$	-40		-250	μA
G Port Input Hysteresis				0.35 V <sub>CC</sub>	, v
Output Current Levels					
D Outputs					
Source	$V_{CC} = 4.5V, V_{OH} = 3.8V$	-0.4			mA
	$V_{CC} = 2.3V, V_{OH} = 1.6V$	-0.2			mA
Sink	$V_{CC} = 4.5V, V_{OL} = 1.0V$	10			mA
	$V_{CC} = 2.3V, V_{OL} = 0.4V$	2			mA
All Others					
Source (Weak Pull-Up)	$V_{CC} = 4.5V, V_{OH} = 3.2V$	-10		-110	μΑ
	$V_{CC} = 2.3V, V_{OH} = 1.6V$	-2.5		-33	μA
Source (Push-Pull Mode)	$V_{CC} = 4.5V, V_{OH} = 3.8V$	-0.4			mA
0:1 (= . =	$V_{CC} = 2.3V, V_{OH} = 1.6V$	-0.2			
Sink (Push-Pull Mode)	$V_{CC} = 4.5V, V_{OL} = 0.4V$	1.6			mA
TD1 071-7-1	$V_{CC} = 2.3V, V_{OL} = 0.4V$	0.7			
TRI-STATE Leakage	V <sub>CC</sub> = 6.0V	-1.0		+1.0	μΑ
Allowable Sink/Source					
Current Per Pin					
D Outputs (Sink)			ļ	15	mA
All Others				3	mΑ
Maximum Input Current (Note 4)					
Without Latchup (Room Temp)	Room Temp			± 100	mA
RAM Retention Voltage, Vr	500 ns Rise and Fall Time (Min)	2.0			V
Input Capacitance				7	
	<del></del>	1 1		,	pF

4-25

http://www.national.com

1000

### COP920C/COP922C/COP940C/COP942C

### **DC Electrical Characteristics (Continued)**

Note 1: Rate of voltage change must be less than 0.5V/ms.

Note 2: Supply current is measured after running 2000 cycles with a square wave CKI input, CKO open, inputs at rails and outputs open.

Note 3: The HALT mode will stop CKI from oscillating in the RC and the Crystal configurations. Test conditions: All inputs tied to V<sub>CC</sub>, L and G0—G5 configured as outputs and set high. The D port set to zero.

Note 4: Except pin G7: +100 mA, -25 mA (COP920C only). Sampled and not 100% tested. Pins G6 and RESET are designed with a high voltage input network for factory testing. These pins allow input voltages greater than V<sub>CC</sub> and the pins will have sink current to V<sub>CC</sub> when biased at voltages greater than V<sub>CC</sub> (the pins do not have source current when biased at a voltage below V<sub>CC</sub>). The effective resistance to V<sub>CC</sub> is 750Ω (typical). These two pins will not latch up. The voltage at the pins must be limited to less than 14V.

### AC Electrical Characteristics $0^{\circ}C \le T_{A} \le +70^{\circ}C$ unless otherwise specified

Parameter	Condition	Min	Тур	Max	Units	
Instruction Cycle Time (tc)						
Ext., Crystal/Resonator	V <sub>CC</sub> ≥ 4.0V	1		DC	μs	
(Div-by 10)	$2.3V \le V_{CC} \le 4.0V$	2.5		DC	μs	
R/C Oscillator Mode	V <sub>CC</sub> ≥ 4.0V	3		DC	μs	
(Div-by 10)	2.3V ≤ V <sub>CC</sub> ≤ 4.0V	7.5		DC	μs	
CKI Clock Duty Cycle (Note 5)	fr = Max	40		60	%	
Rise Time (Note 5)	fr = 10 MHz Ext Clock	l .		12	ns	
Fall Time (Note 5)	fr = 10 MHz Ext Clock			8	ns	
Inputs						
tsetup	V <sub>CC</sub> ≥ 4.0V	200	1		ns	
	$2.3V \le V_{CC} \le 4.0V$	500			ns	
<sup>t</sup> HOLD	V <sub>CC</sub> ≥ 4.0V	60			ns	
	$2.3V \le V_{CC} \le 4.0V$	150	ļ		ns	
Output Propagation Delay	$C_L = 100 \text{ pF}, R_L = 2.2 \text{ k}\Omega$					
t <sub>PD1</sub> , t <sub>PD0</sub>			1	1		
SO, SK	V <sub>CC</sub> ≥ 4.0V	1		0.7	μs	
	2.5V ≤ V <sub>CC</sub> ≤ 4.0V			1.75	μs	
All Others	V <sub>CC</sub> ≥ 4.0V		!	2.5	μs	
	$2.5V \le V_{CC} \le 4.0V$	ļ		2.5	μ\$	
MICROWIRE™ Setup Time (tuws)	ľ	20			ns	
MICROWIRE Hold Time (tuwh)		56	1		ns	
MICROWIRE Output					ŀ	
Propagation Delay (t <sub>UPD</sub> )				220	ns	
Input Pulse Width						
Interrupt Input High Time		t <sub>C</sub>			ł	
Interrupt Input Low Time		t <sub>C</sub>			1	
Timer Input High Time		t <sub>C</sub>				
Timer Input Low Time		tc		ļ <u> </u>	<u> </u>	
Reset Pulse Width		1.0			μs	

Note 5: Parameter sampled (not 100% tested).

http://www.national.com

### COP820C/COP822C/COP840C/COP842C **Absolute Maximum Ratings**

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V<sub>CC</sub>) Voltage at any Pin Total Current into V<sub>CC</sub> Pin (Source)

-0.3V to  $V_{CC}$  + 0.3V

Total Current out of GND Pin (Sink) Storage Temperature Range

60 mA

-65°C to +140°C

Note: Absolute maximum ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications are not ensured when operating the device at absolute maximum ratings.

## DC Electrical Characteristics COP82XC, COP84XC: -40°C ≤ T<sub>A</sub> ≤ +85°C unless otherwise specified

Parameter	Condition	Min	Тур	Max	Units
Operating Voltage		2.5		6.0	V
Power Supply Ripple (Note 1)	Peak to Peak			0.1 V <sub>CC</sub>	v
Supply Current (Note 2)					
CKI = 10 MHz	$V_{CC} = 6V$ , tc = 1 $\mu$ s			6.0	mA
CKI = 4 MHz	$V_{CC} = 6V, tc = 2.5 \mu s$			4.0	mA
CKI = 4 MHz	$V_{CC} = 4.0V, tc = 2.5 \mu s$			2.0	mA
CKI = 1 MHz	$V_{CC} = 4.0V, tc = 10 \mu s$			1.2	mA
HALT Current (Note 3)	$V_{CC} = 6V, CKI = 0 MHz$		<1	10	μΑ
Input Levels					,
RESET, CKI					
Logic High		0.9 V <sub>CC</sub>			v
Logic Low		1		0.1 V <sub>CC</sub>	v
All Other Inputs		1		0.1 <b>1</b> CC	•
Logic High		0.7 V <sub>CC</sub>			٧
Logic Low				0.2 V <sub>CC</sub>	v
Hi-Z Input Leakage	$V_{CC} = 6.0V$	-2		+2	
Input Pullup Current	$V_{CC} = 6.0V, V_{IN} = 0V$	-40		-250	μ <b>Α</b> μ <b>Α</b>
G Port Input Hysteresis				0.35 V <sub>CC</sub>	
Output Current Levels					
D Outputs				i	
Source	V <sub>CC</sub> = 4.5V, V <sub>OH</sub> = 3.8V	-0.4			m A
	V <sub>CC</sub> = 2.5V, V <sub>OH</sub> = 1.8V	-0.2			mA m^
Sink	$V_{CC} = 4.5V, V_{OL} = 1.0V$	10			mA mA
	$V_{CC} = 2.5V, V_{OL} = 0.4V$	2	j		mA
All Others	)	_	Î		niA.
Source (Weak Pull-Up)	$V_{CC} = 4.5V, V_{OH} = 3.2V$	-10		-110	μΑ
	$V_{CC} = 2.5V, V_{OH} = 1.8V$	-2.5		-33	•
Source (Push-Pull Mode)	$V_{CC} = 4.5V, V_{OH} = 3.8V$	-0.4	i	55	μA mA
•	$V_{CC} = 2.5V, V_{OH} = 1.8V$	-0.2			IIIA
Sink (Push-Pull Mode)	$V_{CC} = 4.5V, V_{OL} = 0.4V$	1.6			A
·	$V_{CC} = 2.5V, V_{OL} = 0.4V$	0.7			mΑ
TRI-STATE Leakage	35 === 1, 102 ===	-2.0		+ 2.0	μΑ
Allowable Sink/Source					μ., τ
Current Per Pin					
D Outputs (Sink)			l	15	A
All Others				3	mA mA
Maximum Input Current (Note 4)					111/4
Without Latchup (Room Temp)	Room Temp			±100	mA
RAM Retention Voltage, Vr	500 ns Rise and				
	Fall Time (Min)	2.0			V
Input Capacitance				7	pF
Load Capacitance on D2				1000	pF

Note 1: Rate of voltage change must be less than 0.5V/ms.

Note 2: Supply current is measured after running 2000 cycles with a square wave CKI input, CKO open, inputs at rails and outputs open.

Note 3: The HALT mode will stop CKI from oscillating in the RC and the Crystal configurations. Test conditions: All inputs tied to V<sub>CC</sub>, L and G0—G5 configured as outputs and set high. The D port set to zero.

Note 4: Except pin G7: +100 mA, -25 mA (COP820C only). Sampled and not 100% tested. Pins G6 and RESET are designed with a high voltage input network for factory testing. These pins allow input voltages greater than VCC and the pins will have sink current to VCC when biased at voltages greater than VCC (the pins do not have source current when biased at a voltage below V<sub>CC</sub>). The effective resistance to V<sub>CC</sub> is 750Ω (typical). These two pins will not latch up. The voltage at the pins must be limited to less than 14V.

4-27

### COP820C/COP822C/COP840C/COP842C

AC Electrical Characteristics  $-40^{\circ}C \le T_{A} \le +85^{\circ}C$  unless otherwise specified

Parameter	Condition	Min	Тур	Max	Units
$\begin{tabular}{lllllllllllllllllllllllllllllllllll$		1 2.5 3 7.5		DC DC DC	րs րs րs
CKI Clock Duty Cycle (Note 5) Rise Time (Note 5) Fall Time (Note 5)	fr = Max fr = 10 MHz Ext Clock fr = 10 MHz Ext Clock	40		60 12 8	% ns ns
Inputs  tSETUP  tHOLD	$V_{CC} \ge 4.5V$ $2.5V \le V_{CC} < 4.5V$ $V_{CC} \ge 4.5V$ $2.5V \le V_{CC} < 4.5V$	200 500 60 150			ns ns ns
$\begin{tabular}{lllllllllllllllllllllllllllllllllll$				0.7 1.75 1 2.5	րs հե հե
MICROWIRE Setup Time (t <sub>UWS</sub> ) MICROWIRE Hold Time (t <sub>UWH</sub> ) MICROWIRE Output Propagation Delay (t <sub>UPD</sub> )		20 56		220	ns ns ns
Input Pulse Width Interrupt Input High Time Interrupt Input Low Time Timer Input High Time Timer Input Low Time		to to to to			
Reset Pulse Width		1.0			μs

Note 5: Parameter sampled (not 100% tested).

### **Timing Diagram**




FIGURE 2. MICROWIRE/PLUS Timing

http://www.national.com

4-28

6501158 0083517 009 I

### COP620C/COP622C/COP640C/COP642C

### Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales

Office/Distributors for availability and specifications.

Supply Voltage (VCC) Voltage at any Pin

Total Current into VCC Pin (Source)

-0.3V to  $V_{CC} + 0.3V$ 40 mA Total Current out of GND Pin (Sink)

48 mA

Storage Temperature Range

-65°C to +140°C

Note: Absolute maximum ratings indicate limits beyond which damage to the device may occur. DC and AC electri-

cal specifications are not ensured when operating the device at absolute maximum ratings.

## DC Electrical Characteristics COP62XC, COP64XC: $-55^{\circ}C \le T_{A} \le +125^{\circ}C$ unless otherwise specified

Parameter	Condition	Min	Тур	Max	Units	
Operating Voltage		4.5		5.5	V	
Power Supply Ripple (Note 1)	Peak to Peak			0.1 V <sub>CC</sub>	V	
Supply Current (Note 2)						
CKI = 10 MHz	$V_{CC} = 5.5V$ , tc = 1 $\mu$ s	1		6.0	⋅mA	
CKI = 4 MHz	$V_{CC} = 5.5V$ , tc = 2.5 $\mu$ s		ļ	4	mA	
HALT Current (Note 3)	$V_{CC} = 5.5V, CKI = 0 MHz$		<10	30	μА	
Input Levels						
RESET, CKI						
Logic High		0.9 V <sub>CC</sub>			V	
Logic Low				0.1 V <sub>CC</sub>	V	
All Other Inputs						
Logic High		0.7 V <sub>CC</sub>			l v	
Logic Low				0.2 V <sub>CC</sub>	V	
Hi-Z Input Leakage	V <sub>CC</sub> = 5.5V	-5		+5	μА	
Input Pullup Current	$V_{CC} = 4.5V, V_{IN} = 0V$	-35		-300	μA	
G Port Input Hysteresis				0.35 V <sub>CC</sub>	v	
Output Current Levels						
D Outputs						
Source	$V_{CC} = 4.5V, V_{OH} = 3.8V$	-0.35			mA	
Sink	$V_{CC} = 4.5V, V_{Ol} = 1.0V$	9			mA	
All Others	35 7 32	_			1110	
Source (Weak Pull-Up)	$V_{CC} = 4.5 V_1 V_{OH} = 3.2 V$	-9		-120	μΑ	
Source (Push-Pull Mode)	$V_{CC} = 4.5V, V_{OH} = 3.8V$	-0.35			mA	
Sink (Push-Pull Mode)	$V_{CC} = 4.5V, V_{OL} = 0.4V$	1.4			mA	
TRI-STATE Leakage		-5.0		+ 5.0	μA	
Allowable Sink/Source						
Current Per Pin						
D Outputs (Sink)				12	mA	
All Others				2.5	mA	
Maximum Input Current (Room Temp)				2.0	IIIA .	
Without Latchup (Note 5)	Room Temp	]		100		
<del></del>	<del></del>	<u> </u>		± 100	mA	
RAM Retention Voltage, Vr	500 ns Rise and					
	Fall Time (Min)	2.5			V	

Note 1: Rate of voltage change must be less than 0.5V/ms.

Input Capacitance

Load Capacitance on D2

Note 2: Supply current is measured after running 2000 cycles with a square wave CKI input, CKO open, inputs at rails and outputs open.

Note 3: The HALT mode will stop CKI from oscillating in the RC and the Crystal configurations. Test conditions: All inputs tied to V<sub>CC</sub>, L and G0—G5 configured as outputs and set high. The D port set to zero.

Note 4: Except pin G7: +100 mA, -25 mA (COP620C only). Sampled and not 100% tested. Pins G6 and RESET are designed with a high voltage input network for factory testing. These pins allow input voltages greater than V<sub>CC</sub> and the pins will have sink current to V<sub>CC</sub> when biased at voltages greater than V<sub>CC</sub> (the pins do not have source current when biased at a voltage below V<sub>CC</sub>). The effective resistance to V<sub>CC</sub> is 750Ω (typical). These two pins will not latch up. The voltage at the pins must be limited to less than 14V.

4-29

http://www.national.com

ρF

ρF

7

1000

### COP620C/COP622C/COP640C/COP642C

AC Electrical Characteristics  $-55^{\circ}\text{C} \le T_{A} \le +125^{\circ}\text{C}$  unless otherwise specified


Parameter	Condition	Min	Тур	Max	Units
Instruction Cycle Time (tc) Ext. or Crystal/Resonant $V_{CC} \ge 4.5V$ (Div-by 10)		1		DC	μs
CKI Clock Duty Cycle (Note 5) Rise Time (Note 5) Fall Time (Note 5)	fr = Max fr = 10 MHz Ext Clock fr = 10 MHz Ext Clock	40		60 12 8	% ns ns
Inputs  tsetup thold	V <sub>CC</sub> ≥ 4.5V V <sub>CC</sub> ≥ 4.5V	220 66			ns ns
Output Propagation Delay $R_L = 2.2 k, C_L = 100  pF$ $t_{PD1}, t_{PD0}$ $SO, SK$ $V_{CC} \ge 4.5 V$ All Others $V_{CC} \ge 4.5 V$				0.8 1.1	μs μs
MICROWIRE Setup Time (t <sub>UWS</sub> ) MICROWIRE Hold Time (t <sub>UWH</sub> ) MICROWIRE Output Valid Time (t <sub>UPD</sub> )		20 56		220	ns ns ns
Input Pulse Width Interrupt Input High Time Interrupt Input Low Time Timer Input High Time Timer Input Low Time		to to to			
Reset Pulse Width		1			μs

Note 5: Parameter sampled (not 100% tested).

http://www.national.com

4-30


6501128 0083219 981 📟



■ 6501128 0083220 6T3 ■


### **Connection Diagrams**

#### **DUAL-IN-LINE PACKAGE**



Order Number COP622C-XXX/N, COP642C-XXX/N, COP822C-XXX/N, COP842C-XXX/N, COP922C-XXX/N, COP942C-XXX/N, COP92CH-XXX/N or COP942CH-XXX/N


See NS Package Number N20A



Order Number COP620C-XXX/N, COP640C-XXX/N, COP820C-XXX/N, COP840C-XXX/D, COP920C-XXX/N, COP940C-XXX/N, COP920CH-XXX/N or COP940CH-XXX/N

See NS Package Number N28B

### SURFACE MOUNT




Order Number COP822C-XXX/WM, COP842C-XXX/WM, COP922C-XXX/WM, COP942C-XXX/WM, COP922CH-XXX/WM or

COP942CH-XXX/WM

See NS Package Number M20B





Order Number COP820C-XXX/WM, COP840C-XXX/WM, COP920C-XXX/WM, COP940C-XXX/WM, COP920CH-XXX/WM or

COP940CH-XXX/WM See NS Package Number M28B





FIGURE 3. Connection Diagrams



http://www.national.com

### **Pin Descriptions**

V<sub>CC</sub> and GND are the power supply pins.

CKI is the clock input. This can come from an external source, a R/C generated oscillator or a crystal (in conjunction with CKO). See Oscillator description.

RESET is the master reset input. See Reset description.

PORT I is a four bit Hi-Z input port.

PORT L is an 8-bit I/O port.

There are two registers associated with each L I/O port: a data register and a configuration register. Therefore, each L I/O bit can be individually configured under software control as shown below:

Port L Config.	Port L Data	Port L Setup
0	0	Hi-Z Input (TRI-STATE)
0	1	Input With Weak Pull-Up
1	0	Push-Pull "0" Output
1	1	Push-Pull "1" Output

Three data memory address locations are allocated for these ports, one for data register, one for configuration register and one for the input pins.

PORT G is an 8-bit port with 6 I/O pins (G0-G5) and 2 input pins (G6, G7). All eight G-pins have Schmitt Triggers on the inputs. The G7 pin functions as an input pin under normal operation and as the continue pin to exit the HALT mode. There are two registers with each I/O port: a data register and a configuration register. Therefore, each I/O bit can be individually configured under software control as shown below

Port G Config.	Port G Data	Port G Setup
0	0	Hi-Z Input (TRI-STATE)
0	1	Input With Weak Pull-Up
1	0	Push-Pull "0" Output
1	1	Push-Pull "1" Output

Three data memory address locations are allocated for these ports, one for data register, one for configuration register and one for the input pins. Since G6 and G7 are input only pins, any attempt by the user to set them up as outputs by writing a one to the configuration register will be disregarded. Reading the G6 and G7 configuration bits will return zeros. Note that the chip will be placed in the HALT mode by setting the G7 data bit.

Six bits of Port G have alternate features:

- G0 INTR (an external interrupt)
- G3 TIO (timer/counter input/output)
- G4 SO (MICROWIRE serial data output)
- G5 SK (MICROWIRE clock I/O)
- G6 SI (MICROWIRE serial data input)
- G7 CKO crystal oscillator output (selected by mask option) or HALT restart input (general purpose input)

Pins G1 and G2 currently do not have any alternate functions.

PORT D is a four bit output port that is set high when RESET goes low. Care must be exercised with the D2 pin operation. At RESET, the external load on this pin must ensure that the output voltage stays above 0.9 V $_{\rm CC}$  to prevent the device from entering special modes. Also, keep the external loading on the D2 pin to less than 1000 pf.

### **Functional Description**

Figure 1 shows the block diagram of the internal architecture. Data paths are illustrated in simplified form to depict how the various logic elements communicate with each other in implementing the instruction set of the device.

#### ALU AND CPU REGISTERS

The ALU can do an 8-bit addition, subtraction, logical or shift operation in one cycle time.

There are five CPU registers:

A is the 8-bit Accumulator register

PU is the upper 7 bits of the program counter (PC)

PL is the lower 8 bits of the program counter (PC)

B is the 8-bit address register, can be auto incremented or decremented.

X is the 8-bit alternate address register, can be incremented or decremented.

SP is the 8-bit stack pointer, points to subroutine stack (in

B, X and SP registers are mapped into the on chip RAM. The B and X registers are used to address the on chip RAM. The SP register is used to address the stack in RAM during subroutine calls and returns.

#### PROGRAM MEMORY

Program memory for the COP820C family consists of 1024 bytes of ROM (2048 bytes of ROM for the COP840C family). These bytes may hold program instructions or constant data. The program memory is addressed by the 15-bit program counter (PC). ROM can be indirectly read by the LAID instruction for table lookup.

#### **DATA MEMORY**

The data memory address space includes on chip RAM, I/O and registers. Data memory is addressed directly by the instruction or indirectly by the B, X and SP registers.

The COP820C family has 64 bytes of RAM and the COP840C family has 128 bytes of RAM. Sixteen bytes of RAM are mapped as "registers" that can be loaded immediately, decremented or tested. Three specific registers: B, X and SP are mapped into this space, the other bytes are available for general usage.

The instruction set permits any bit in memory to be set, reset or tested. All I/O and registers (except the A & PC) are memory mapped; therefore, I/O bits and register bits can be directly and individually set, reset and tested.

Note: RAM contents are undefined upon power-up.


#### RESET

The RESET input when pulled low initializes the microcontroller. Initialization will occur whenever the RESET input is pulled low. Upon initialization, the ports L and G are placed in the TRI-STATE mode and the Port D is set high. The PC, PSW and CNTRL registers are cleared. The data and configuration registers for Ports L & G are cleared.

The external RC network shown in Figure 4 should be used to ensure that the RESET pin is held low until the power supply to the chip stabilizes.

4-33

### Functional Description (Continued)



TL/DD/9103-9

RC ≥ 5X Power Supply Rise Time

FIGURE 4. Recommended Reset Circuit

### **OSCILLATOR CIRCUITS**

Figure 5 shows the three clock oscillator configurations.

### A. CRYSTAL OSCILLATOR

The device can be driven by a crystal clock. The crystal network is connected between the pins CKI and CKO.

Table I shows the component values required for various standard crystal values.

### **B. EXTERNAL OSCILLATOR**

CKI can be driven by an external clock signal. CKO is available as a general purpose input and/or HALT restart control.

#### C. R/C OSCILLATOR

CKI is configured as a single pin RC controlled Schmitt trigger oscillator. CKO is available as a general purpose input and/or HALT restart control.

Table II shows the variation in the oscillator frequencies as functions of the component (R and C) values.




FIGURE 5. Crystal and R-C Connection Diagrams

#### OSCILLATOR MASK OPTIONS

The device can be driven by clock inputs between DC and 10 MHz.

TABLE I. Crystal Oscillator Configuration, TA = 25°C

R1 (kΩ)	R2 (MΩ)	C1 (pF)	C2 (pF)	CKI Freq (MHz)	Conditions
0	1	30	30-36	10	$V_{CC} = 5V$
0	1	30	30-36	4	$V_{CC} = 5V$
0	1	200	100-150	0.455	$V_{CC} = 5V$

### TABLE II. RC Oscillator Configuration, TA = 25°C

R (kΩ)	C (pF)	CKI Freq. (MHz)	instr. Cycle (με)	Conditions
3.3	82	2.2 to 2.7	3.7 to 4.6	$V_{CC} = 5V$
5.6	100	1.1 to 1.3	7.4 to 9.0	$V_{CC} = 5V$
6.8	100	0.9 to 1.1	8.8 to 10.8	V <sub>CC</sub> = 5V

Note:  $3k \le R \le 200k$ ,  $50 pF \le C \le 200 pF$ 

http://www.national.com

### Functional Description (Continued)

The device has three mask options for configuring the clock input. The CKI and CKO pins are automatically configured upon selecting a particular option.

- Crystal (CKI/10) CKO for crystal configuration
- External (CKI/10) CKO available as G7 input
- R/C (CKI/10) CKO available as G7 input

G7 can be used either as a general purpose input or as a control input to continue from the HALT mode.

#### HALT MODE

The device supports a power saving mode of operation: HALT. The controller is placed in the HALT mode by setting the G7 data bit, alternatively the user can stop the clock input. In the HALT mode all internal processor activities including the clock oscillator are stopped. The fully static architecture freezes the state of the controller and retains all information until continuing. In the HALT mode, power requirements are minimal as it draws only leakage currents and output current. The applied voltage (V<sub>CC</sub>) may be decreased down to Vr (minimum RAM retention voltage) without altering the state of the machine.

There are two ways to exit the HALT mode: via the RESET or by the CKO pin. A low on the RESET line reinitializes the microcontroller and starts executing from the address 0000H. A low to high transition on the CKO pin (only if the external or the R/C clock option is selected) causes the microcontroller to continue with no reinitialization from the address following the HALT instruction. This also resets the G7 data bit.

#### INTERRUPTS

There are three interrupt sources, as shown below.

A maskable interrupt on external G0 input (positive or negative edge sensitive under software control)

A maskable interrupt on timer underflow or timer capture A non-maskable software/error interrupt on opcode zero

#### INTERRUPT CONTROL

The GIE (global interrupt enable) bit enables the interrupt function. This is used in conjunction with ENI and ENTI to select one or both of the interrupt sources. This bit is reset when interrupt is acknowledged.

ENI and ENTI bits select external and timer interrupt respectively. Thus the user can select either or both sources to interrupt the microcontroller when GIE is enabled.

IEDG selects the external interrupt edge (0 = rising edge, 1 = falling edge). The user can get an interrupt on both rising and falling edges by toggling the state of IEDG bit after each interrupt.

IPND and TPND bits signal which interrupt is pending. After interrupt is acknowledged, the user can check these two bits to determine which interrupt is pending. This permits the interrupts to be prioritized under software. The pending flags have to be cleared by the user. Setting the GIE bit high inside the interrupt subroutine allows nested interrupts.

The software interrupt does not reset the GIE bit. This means that the controller can be interrupted by other interrupt sources while servicing the software interrupt.

#### INTERRUPT PROCESSING

The interrupt, once acknowledged, pushes the program counter (PC) onto the stack and the stack pointer (SP) is decremented twice. The Global Interrupt Enable (GIE) bit is reset to disable further interrupts. The microcontroller then vectors to the address 00FFH and resumes execution from that address. This process takes 7 cycles to complete. At the end of the interrupt subroutine, any of the following three instructions return the processor back to the main program: RET, RETSK or RETI. Either one of the three instructions will pop the stack into the program counter (PC). The stack pointer is then incremented twice. The RETI instruction additionally sets the GIE bit to re-enable further interrupts

Any of the three instructions can be used to return from a hardware interrupt subroutine. The RETSK instruction should be used when returning from a software interrupt subroutine to avoid entering an infinite loop.

Note: There is always the possibility of an interrupt occurring during an instruction which is attempting to reset the GIE bit or any other interrupt enable bit. If this occurs when a single cycle instruction is being used to reset the interrupt enable bit, the interrupt enable bit will be reset but an interrupt may still occur. This is because interrupt processing is started at the same time as the interrupt bit is being reset. To avoid this scenario, the user should always use a two, three, or four cycle instruction to reset interrupt enable bits.

4-35

### | 6501128 0083225 185 |

### Functional Description (Continued)




FIGURE 6. Interrupt Block Diagram

TL/DD/9103-11

#### **DETECTION OF ILLEGAL CONDITIONS**

The device contains a hardware mechanism that allows it to detect illegal conditions which may occur from coding errors, noise and 'brown out' voltage drop situations. Specifically it detects cases of executing out of undefined ROM area and unbalanced stack situations.

Reading an undefined ROM location returns 00 (hexadecimal) as its contents. The opcode for a software interrupt is also '00'. Thus a program accessing undefined ROM will cause a software interrupt.

Reading an undefined RAM location returns an FF (hexadecimal). The subroutine stack grows down for each subroutine call. By initializing the stack pointer to the top of RAM, the first unbalanced return instruction will cause the stack pointer to address undefined RAM. As a result the program will attempt to execute from FFFF (hexadecimal), which is an undefined ROM location and will trigger a software interrupt.

#### MICROWIRE/PLUSTM

MICROWIRE/PLUS is a serial synchronous bidirectional communications interface. The MICROWIRE/PLUS capability enables the device to interface with any of National Semiconductor's MICROWIRE peripherals (i.e. A/D converters, display drivers, EEPROMS, etc.) and with other microcontrollers which support the MICROWIRE/PLUS interface. It consists of an 8-bit serial shift register (SIO) with serial data input (SI), serial data output (SO) and serial shift clock (SK). Figure 7 shows the block diagram of the MICROWIRE/PLUS interface.

The shift clock can be selected from either an internal source or an external source. Operating the MICROWIRE/PLUS interface with the internal clock source is called the Master mode of operation. Similarly, operating the MICROWIRE/PLUS interface with an external shift clock is called the Slave mode of operation.

The CNTRL register is used to configure and control the MICROWIRE/PLUS mode. To use the MICROWIRE/PLUS, the MSEL bit in the CNTRL register is set to one. The SK clock rate is selected by the two bits, SL0 and SL1, in the CNTRL register. Table III details the different clock rates that may be selected.

TABLE III

SL1	SL0	SK Cycle Time
0	0	2t <sub>C</sub>
0	1	4t <sub>C</sub>
1	x	8t <sub>C</sub>

where,

t<sub>C</sub> is the instruction cycle clock.

#### MICROWIRE/PLUS OPERATION

Setting the BUSY bit in the PSW register causes the MI-CROWIRE/PLUS arrangement to start shifting the data. It gets reset when eight data bits have been shifted. The user may reset the BUSY bit by software to allow less than 8 bits to shift. The device may enter the MICROWIRE/PLUS mode either as a Master or as a Slave. Figure 8 shows how two microcontrollers and several peripherals may be interconnected using the MICROWIRE/PLUS arrangement.

#### Master MICROWIRE/PLUS Operation

In the MICROWIRE/PLUS Master mode of operation the shift clock (SK) is generated internally. The MICROWIRE/PLUS Master always initiates all data exchanges. (See Figure 8). The MSEL bit in the CNTRL register must be set to enable the SO and SK functions onto the G Port. The SO and SK pins must also be selected as outputs by setting appropriate bits in the Port G configuration register. Table IV summarizes the bit settings required for Master mode of operation.

### SLAVE MICROWIRE/PLUS OPERATION

In the MICROWIRE/PLUS Slave mode of operation the SK clock is generated by an external source. Setting the MSEL bit in the CNTRL register enables the SO and SK functions onto the G Port. The SK pin must be selected as an input and the SO pin is selected as an output pin by appropriately setting up the Port G configuration register. Table IV summarizes the settings required to enter the Slave mode of operation.

The user must set the BUSY flag immediately upon entering the Slave mode. This will ensure that all data bits sent by the Master will be shifted properly. After eight clock pulses the BUSY flag will be cleared and the sequence may be repeated. (See Figure 8.)


### Functional Description (Continued)

### TABLE IV

G4 Config. Bit	G5 Config. Bit	G4 Fun.	G5 Fun.	G6 Fun.	Operation		
1	1	SO	Int. SK	SI	MICROWIRE Master		
0	1	TRI-STATE	Int. SK	SI	MICROWIRE Master		
1	0	so	Ext. SK	SI	MICROWIRE Slave		
0	0	TRI-STATE	Ext. SK	SI	MICROWIRE Slave		

#### TIMER/COUNTER

The device has a powerful 16-bit timer with an associated 16-bit register enabling them to perform extensive timer functions. The timer T1 and its register R1 are each organized as two 8-bit read/write registers. Control bits in the register CNTRL allow the timer to be started and stopped under software control. The timer-register pair can be operated in one of three possible modes. Table V details various timer operating modes and their requisite control settings.



TL/DD/9103-12

#### **MODE 1. TIMER WITH AUTO-LOAD REGISTER**

In this mode of operation, the timer T1 counts down at the instruction cycle rate. Upon underflow the value in the register R1 gets automatically reloaded into the timer which continues to count down. The timer underflow can be programmed to interrupt the microcontroller. A bit in the control register CNTRL enables the TIO (G3) pin to toggle upon timer underflows. This allow the generation of square-wave outputs or pulse width modulated outputs under software control. (See *Figure 9*)

#### **MODE 2. EXTERNAL COUNTER**

In this mode, the timer T1 becomes a 16-bit external event counter. The counter counts down upon an edge on the TIO pin. Control bits in the register CNTRL program the counter to decrement either on a positive edge or on a negative edge. Upon underflow the contents of the register R1 are automatically copied into the counter. The underflow can also be programmed to generate an interrupt. (See Figure 9)

#### **MODE 3. TIMER WITH CAPTURE REGISTER**

Timer T1 can be used to precisely measure external frequencies or events in this mode of operation. The timer T1 counts down at the instruction cycle rate. Upon the occurrence of a specified edge on the TIO pin the contents of the timer T1 are copied into the register R1. Bits in the control register CNTRL allow the trigger edge to be specified either as a positive edge or as a negative edge. In this mode the user can elect to be interrupted on the specified trigger edge. (See Figure 10.)






FIGURE 8. MICROWIRE/PLUS Application

TL/DD/9103-13

4-37

### Functional Description (Continued)

**TABLE V. Timer Operating Modes** 

CNTRL Bits 7 6 5	Operation Mode	T Interrupt	Timer Counts On	
000	External Counter W/Auto-Load Reg.	Timer Underflow	TIO Pos. Edge	
001	External Counter W/Auto-Load Reg.	Timer Underflow	TIO Neg. Edge	
010	Not Allowed	Not Allowed	Not Allowed	
011	Not Allowed	Not Allowed	Not Allowed	
100	Timer W/Auto-Load Reg.	Timer Underflow	tc	
101	Timer W/Auto-Load Reg./Toggle TIO Out	Timer Underflow	t <sub>C</sub>	
110	Timer W/Capture Register	TIO Pos. Edge	tc	
111	Timer W/Capture Register	TIO Neg. Edge	tc	




FIGURE 9. Timer/Counter Auto Reload Mode Block Diagram




FIGURE 10. Timer Capture Mode Block Diagram

### TIMER PWM APPLICATION

Figure 11 shows how a minimal component D/A converter can be built out of the Timer-Register pair in the Auto-Reload mode. The timer is placed in the "Timer with auto reload" mode and the TIO pin is selected as the timer output. At the outset the TIO pin is set high, the timer T1 holds the on time and the register R1 holds the signal off time. Setting TRUN bit starts the timer which counts down at the instruction cycle rate. The underflow toggles the TIO output and copies the off time into the timer, which continues to run. By alternately loading in the on time and the off time at each successive interrupt a PWM frequency can be easily generated.




FIGURE 11. Timer Application

### **Control Registers**

#### **CNTRL REGISTER (ADDRESS X'00EE)**

The Timer and MICROWIRE/PLUS control register contains the following bits:

SL1 & SL0 Select the MICROWIRE/PLUS clock divide-by

**IEDG** External interrupt edge polarity select (0 = rising edge, 1 = falling edge)

MSEL Enable MICROWIRE/PLUS functions SO and

TRUN Start/Stop the Timer/Counter (1 = run, 0 = stop)

TC2

TC1

TC3 Timer input edge polarity select (0 = rising edge, 1 = falling edge)

TC<sub>2</sub> Selects the capture mode

TC1 Selects the timer mode

TC3 TRUN

BIT 7 BIT 0

MSEL

IEDG

SL<sub>1</sub>

SL<sub>0</sub>

Bit 0

### PSW REGISTER (ADDRESS X'00EF)

The PSW register contains the following select bits:

Global interrupt enable

FNI External interrupt enable

BUSY MICROWIRE/PLUS busy shifting IPND External interrupt pending

**ENTI** Timer interrupt enable

TPND Timer interrupt pending Carry Flag

HC Half carry Flag HC С TPND ! ENTI IPND BUSY ENI GIE

## Addressing Modes

### REGISTER INDIRECT

This is the "normal" mode of addressing. The operand is the memory addressed by the B register or X register.

Bit 7

The instruction contains an 8-bit address field that directly points to the data memory for the operand.

### **IMMEDIATE**

The instruction contains an 8-bit immediate field as the operand

### REGISTER INDIRECT

### (AUTO INCREMENT AND DECREMENT)

This is a register indirect mode that automatically increments or decrements the B or X register after executing the instruction.

#### RELATIVE

This mode is used for the JP instruction, the instruction field is added to the program counter to get the new program location. JP has a range of from -31 to +32 to allow a one byte relative jump (JP + 1 is implemented by a NOP instruction). There are no 'pages' when using JP, all 15 bits of PC are used

### Memory Map

All RAM, ports and registers (except A and PC) are mapped into data memory address space

into data	memory address space.				
Address	Contents				
COP820	C Family				
00 to 2F	On Chip RAM Bytes				
30 to 7F	7F Unused RAM Address Space (Reads as all Ones				
COP8400	C Family				
00 to 6F	On Chip RAM Bytes				
70 to 7F	Unused RAM Address Space (Reads as all Ones				
COP8200	and COP840C Families				
80 to BF	Expansion Space for on Chip EERAM				
C0 to CF	Expansion Space for I/O and Registers				
D0 to DF	On Chip I/O and Registers				
D0	Port L Data Register				
D1	Port L Configuration Register				
D2	Port L Input Pins (Read Only)				
D3	Reserved for Port L				
D4	Port G Data Register				
D5	Port G Configuration Register				
D6	Port G Input Pins (Read Only)				
D7	Port I Input Pins (Read Only)				
D8-DB	Reserved for Port C				
DC	Port D Data Register				
DD-DF	Reserved for Port D				
E0 to EF	On Chip Functions and Registers				
E0-E7	Reserved for Future Parts				
E8	Reserved				
E9	MICROWIRE/PLUS Shift Register				
EA	Timer Lower Byte				
EB	Timer Upper Byte				
EC	Timer Autoload Register Lower Byte				
	Timer Autoload Register Upper Byte				
EE	CNTRL Control Register				
EF	PSW Register				
F0 to FF	On Chip RAM Mapped as Registers				
	X Register				
FD	SP Register				
10	- · · · · · · · · · · · · · · · · · · ·				

Reading unused memory locations below 7FH will return all ones. Reading other unused memory locations will return undefined data.

4-39

### **Instruction Set**

REGISTER AND SYMBOL DEFINITIONS	Symbols
	[B] Memory indirectly addressed by B re

### Registers

PC

8-bit Accumulator register 8-bit Address register 8-bit Address register х 8-bit Stack pointer register

15-bit Program counter register ΡIJ upper 7 bits of PC PL lower 8 bits of PC

С 1-bit of PSW register for carry HC Half Carry

1-bit of PSW register for global interrupt enable GIE

register Memory indirectly addressed by X register [X]

Direct address memory or [B] Mem Direct address memory or [B] or Immediate data Memi

8-bit Immediate data imm Register memory: addresses F0 to FF (Includes B, X Reg

and SP) Bit Bit number (0 to 7) Loaded with

Exchanged with

### Instruction Set

ADD         add         Add with carry         A ← A + Meml         A ← A + A meml         A ← A meml         A ← A meml         A ← A meml         D ← Demml         A ← Demml         D ← Dem		maduc	HOIT GET
SUBC  Subtract with carry  AND  Logical AND  CR  Logical AND  CR  Logical Exclusive-OR  IFEQ  IFEQ  IFEQ  IFEGT  IF equal  IPEST  IF BIT  IF bit  Exchange A with memory  Load A with memory (ID A  Load A with were (ID	ADD	add	
SUBC   Subtract with carry   A ← A + Memil + C, C ← Carry   A ← A + Memil + C, C ← Carry   A ← A + Memil + C, C ← Carry   A ← A + Memil + C, C ← Carry   A ← A + Memil + C, C ← Carry   A ← A and Memil   A ← A or Memil   A ← A ← A ← A ← A ← A ← A ← A ← A ← A	ADC	add with carry	
AND OR Logical AND OR Logical CR Logical CR Logical Exclusive-OR IFEQ IFEQ IFEQ IFEGT IF greater than IFBNE IF B not equal Decrement Reg., skip if zero Set bit  RBIT Reset bit  IFBIT  If bit  Exchange A with memory LD mem LD A LD Reg LD Reg LD Reg LOB A with memory IN LD Reg LD Reg LOB A with memory IN LD A Load A with memory IN LD A LOAd Register memory IN LD A LOAd Register memory IN LD A LOAd A with memory IN LD A LOAd A with memory IN LD A LOAd A with memory IN LD Reg LD A LOAd A with memory IN LOB A LOB A LOB A with memory IN LOB A LOB B LOB A LOB A LOB B LOB A LOB B		•	
AND	SUBC	subtract with carry	$A \leftarrow A + \overline{Meml} + C, C \leftarrow Carry$
AND   Logical PA   Logical PA   Logical PA   Logical PA   Logical PA   Logical PA   Logical Exclusive-OR   Fequal   Compare A and Memil, Do next if A > Memil   Compare A and Memil, Do next if A > Memil   Compare A and Memil, Do next if A > Memil   Do next if I > Memil   D	0050	,	HC ← Half Carry
OF NOR	AND	Logical AND	A ← A and Meml
Logical Exclusive-OR   IF equal   Compare A and Memil, Do next if A = Memil   Compare A and Memil, Do next if A > Memil   Compare A and Memil, Do next if A > Memil   Dr.			A ← A or Meml
IFEQ   IF equal   Compare A and Meml, Do next if A = Meml			A ← A xor Memi
IFGT IF greater than IFS mot equal IFS mot equal IFS mot equal IFS mot equal Do next if lower 4 bits of 8 ≠ Imm Do next if lower 4 bits of 8 ≠ Imm Reg ← Reg − 1, skip if Reg goes to 0 1 to bit, Mem (bit=0 to 7 immediate) O to bit, Mem If bit  IFBIT  If bit  If bit  X  Exchange A with memory Load A with memory Load A with memory Load Register memory Immed. Load Register memory Immed. Load Register memory Immed. Reg ← Imm  X  Exchange A with memory [B] X  Exchange A with memory [B] X  Exchange A with memory [B] A ← [B] (B ← B±1)			
FBNE   DRSZ   Decrement Reg. skip if zero   Set bit   Do next if lower 4 bits of B ≠ Imm   Reg ← Reg − 1, skip if Reg goes to 0   1 to bit,   Mem (bit = 0 to 7 immediate)   0 to bit,   Mem (bit = 0 to to 7 immediate)   0 to bit,   Mem (bit = 0 to 7 immediate)   0 to bit,   Mem (bit = 0 to 7 immediate)   0 to bit,   Mem (bit = 0 to 7 immediate)   0 to bit,   Mem (bit = 0 to 7 immediate)   0 to bit,   Mem (bit = 0 to 7 immediate)   0 to bit,   Mem (bit = 0 to 7 immediate)   0 to bit,   Mem (bit = 0 to 7 immediate)   0 to bit,   Mem (bit = 0 to 7 immediate)   0 to bit,   Mem (bit = 0 to 7 immediate)   0 to bit,   Mem (bit = 0 to 7 immediate)   0 to bit,   Mem (bit = 0 to 7 immediate)   0 to bit,   Mem (bit = 0 to 7 immediate)   0 to bit,   Mem (b			
Fibric			
Sel District   Sel			
RBIT   Reset bit   Nem (bit = 0 to 7 immediate)   Nem (bit = 0 to 7 immediate)		• • •	, , , , ,
RBIT	SBIT	Set bit	
New			
IFBIT	RBIT	Reset bit	• • • • • • • • • • • • • • • • • • •
Mem is true, do next instr.			
X         Exchange A with memory         A ← Meml           LD A         Load A with memory         A ← Meml           LD mem         Load Direct memory Immed.         Mem ← Imm           LD Reg         Exchange A with memory Immed.         Reg ← Imm           X         Exchange A with memory [B]         A ← [B] (B ← B±1)           X         Exchange A with memory [B]         A ← [B] (B ← B±1)           LD A         Load A with memory [B]         A ← [B] (B ← B±1)           LD A         Load A with memory [M]         A ← [M]           LD M         Load Memory Immediate         [B] ← Imm (B ← B±1)           CLRA         Clear A         A ← 0           INCA         Increment A         A ← A + 1           DECA         Decrement A         A ← A + 1           LAID         Load A indirect from ROM         A ← ROM(PU,A)           DCORA         DECIMAL CORRECT A         A ← BCD correction (follows ADC, SUBC)           RRCA         ROTATE A RIGHT THRU C         C → A7 → → A0 → C           SWAPA         Swap nibbles of A         C ← 0, HC ← 0           FC         Reset C         C ← 0, HC ← 0           IFC         If C         If C is true, do next instruction	IFBIT	If bit	
LD A         Load A with memory         A ← MemI           LD mem         Load Direct memory Immed.         Mem ← Imm           LD Reg         Load Register memory Immed.         Reg ← Imm           X         Exchange A with memory [B]         A ← [B] (B ← B±1)           X         Exchange A with memory [X]         A ← [X] (X ← X±1)           LD A         Load A with memory [B]         A ← [B] (B ← B±1)           LD A         Load A with memory [X]         A ← [X] (X ← X±1)           LD M         Load Memory Immediate         [B] ← Imm (B ← B±1)           CLRA         Clear A         A ← 0           INCA         Increment A         A ← A + 1           DECA         Decrement A         A ← A + 1           LAID         Load A indirect from ROM         A ← ROM(PU,A)           DCORA         DECIMAL CORRECT A         A ← BCD correction (follows ADC, SUBC)           RRCA         ROTATE A RIGHT THRU C         C → A7 → → A0 → C           SWAPA         Swap nibbles of A         C ← 0, HC ← 0           RC         Reset C         C ← 0, HC ← 0           IFC         If C         If C is true, do next instruction			Mem is true, do next instr.
LD A         Load A with memory         A ← MemI           LD Reg         Load Register memory Immed.         Mem ← Imm           X         Exchange A with memory [B]         A ← [B] (B ← B±1)           X         Exchange A with memory [X]         A ← [B] (B ← B±1)           LD A         Load A with memory [X]         A ← [B] (B ← B±1)           LD A         Load A with memory [X]         A ← [X] (X ← X±1)           LD M         Load Memory Immediate         [B] ← Imm (B ← B±1)           CLRA         Clear A         A ← 0           INCA         Increment A         A ← A + 1           DECA         Decrement A         A ← A + 1           LAID         Load A indirect from ROM         A ← ROM(PUA)           DCORA         DECIMAL CORRECT A         A ← BCD correction (follows ADC, SUBC)           RRCA         ROTATE A RIGHT THRU C         C → A7 → → A0 → C           SWAPA         Swap nibbles of A         C → A7 → → A0 → C           SC         Set C         C ← 1, HC ← 1           RC         Reset C         If C is true, do next instruction		Exchange A with memory	A ←→ Mem
LD mem LD Reg         Load Direct memory Immed. Load Register memory Immed.         Mem ← Imm Reg ← Imm           X         Exchange A with memory [B]         A ← [B] (B ← B±1)           X         Exchange A with memory [X]         A ← [X] (X ← X±1)           LD A         Load A with memory [X]         A ← [X] (X ← X±1)           LD M         Load A with memory [X]         A ← [X] (X ← X±1)           LD M         Load Memory Immediate         [B] ← Imm (B ← B±1)           CLRA         Clear A         A ← 0           INCA         Increment A         A ← A + 1           DECA         Decrement A         A ← A + 1           LAID         Load A indirect from ROM         A ← ROM(PU,A)           DCORA         DECIMAL CORRECT A         A ← BCD correction (follows ADC, SUBC)           RRCA         ROTATE A RIGHT THRU C         C → A7 → → A0 → C           SWAPA         Swap nibbles of A         C → A7 → → A0 → C           SWAPA         Swap nibbles of A         C ← 0, HC ← 0           IFC         If C         If C is true, do next instruction			A ← Meml
LD Reg	)		Mem ← Imm
$\begin{array}{cccccccccccccccccccccccccccccccccccc$			
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	LD Reg		
LDA         Load A with memory [B]         A ← [B] (B ← B±1)           LD A         Load A with memory [X]         A ← [X] (X ← X±1)           LD M         Load Memory Immediate         [B] ← Imm (B ← B±1)           CLRA         Clear A         A ← 0           INCA         Increment A         A ← A + 1           DECA         Decrement A         A ← A - 1           LAID         Load A indirect from ROM         A ← ROM(PU,A)           DCORA         DECIMAL CORRECT A         A ← BCD correction (follows ADC, SUBC)           RRCA         ROTATE A RIGHT THRU C         C → A7 → → A0 → C           SWAPA         Swap nibbles of A         A7 A4 ← A3 A0           SC         Set C         C ← 1, HC ← 1           RC         Reset C         C ← 0, HC ← 0           IFC         If C is true, do next instruction	x		
LDA Load A with memory [X] $LDA = \frac{1}{1000} = \frac{1}{1000$	x	Exchange A with memory [X]	
LDM Load Memory Immediate [B] $\leftarrow$ Imm (B $\leftarrow$ B±1)  CLRA Clear A A $\leftarrow$ 0  INCA Increment A A $\leftarrow$ A + 1  DECA Decrement A A $\leftarrow$ A - 1  LAID Load A indirect from ROM A $\leftarrow$ ROM(PU,A)  DCORA DECIMAL CORRECT A A $\leftarrow$ BCD correction (follows ADC, SUBC)  RRCA ROTATE A RIGHT THRU C C $\rightarrow$ A7 $\rightarrow$ $\rightarrow$ A0 $\rightarrow$ C  SWAPA Swap nibbles of A A $\rightarrow$ C A7 A4 $\rightarrow$ A3 A0  SC Set C C C $\rightarrow$ 1, HC $\leftarrow$ 1  RC Reset C If C If C If C If C If C If C is true, do next instruction	LD A	Load A with memory [B]	
CLRA         Clear A         A ← 0           INCA         Increment A         A ← A + 1           DECA         Decrement A         A ← A - 1           LAID         Load A indirect from ROM         A ← ROM(PU, A)           DCORA         DECIMAL CORRECT A         A ← BCD correction (follows ADC, SUBC)           RRCA         ROTATE A RIGHT THRU C         C → A7 → → A0 → C           SWAPA         Swap nibbles of A         A7 A4 ← A3 A0           SC         Set C         C ← 1, HC ← 1           RC         Reset C         C ← 0, HC ← 0           IFC         If C is true, do next instruction	LD A	Load A with memory [X]	
INCA	LDM	Load Memory Immediate	[B] ← lmm (B ← B±1)
INCA         Increment A         A ← A + 1           DECA         Decrement A         A ← A - 1           LAID         Load A indirect from ROM         A ← ROM(PU,A)           DCORA         DECIMAL CORRECT A         A ← BCD correction (follows ADC, SUBC)           RRCA         ROTATE A RIGHT THRU C         C → A7 → → A0 → C           SWAPA         Swap nibbles of A         A7 A4 ← A3 A0           SC         Set C         C ← 1, HC ← 1           RC         Reset C         C ← 0, HC ← 0           IFC         If C         If C is true, do next instruction	CLBA	Clear A	A ← 0
DECA  LAID  DECRA LAID  DECIMAL CORRECT A  RRCA  SWAPA  SC  RC  RC  RC  RC  RC  RC  RC  RC  RC			A ← A + 1
LAID         Load A indirect from ROM         A ← ROM(PU,A)           DCORA         DECIMAL CORRECT A         A ← BCD correction (follows ADC, SUBC)           RRCA         ROTATE A RIGHT THRU C         C → A7 → → A0 → C           SWAPA         Swap nibbles of A         A7 A4 ← A3 A0           SC         Set C         C ← 1, HC ← 1           RC         Reset C         C ← 0, HC ← 0           IFC         If C is true, do next instruction			A ← A − 1
DCORA         DECIMAL CORRECT A         A ← BCD correction (follows ADC, SUBC)           RRCA         ROTATE A RIGHT THRU C         C → A7 → → A0 → C           SWAPA         Swap nibbles of A         A7 A4 ← A3 A0           SC         Set C         C ← 1, HC ← 1           RC         Reset C         C ← 0, HC ← 0           IFC         If C         If C is true, do next instruction			
BCC			
SWAPA         Swap nibbles of A         A7A4 ← A3A0           SC         Set C         C ← 1, HC ← 1           RC         Reset C         C ← 0, HC ← 0           IFC         If C         If C is true, do next instruction			
SC         Set C         C ← 1, HC ← 1           RC         Reset C         C ← 0, HC ← 0           IFC         If C         If C is true, do next instruction			
RC Reset C C ← 0, HC ← 0  IFC If C I			
IFC If C I			
M C is not true do novi instruction			
IFNC If not C II O is not use, as next insulation			
	IFNC	it not U	
JMPL Jump absolute long PC ← ii (ii = 15 bits, 0 to 32k)	JMPL	Jump absolute long	
JMP Jump absolute PC110 ← i (i = 12 bits)	-	Jump absolute	
$PC \leftarrow PC + r (r is -31 to +32, not 1)$		Jump relative short	
ISBI Jumo subroutine long [SP] ← PL,[SP-1] ← PU,SP-2,PC ← ii			[SP] ← PL,[SP-1] ← PU,SP-2,PC ← ii
JSR Jump subroutine [SP] ← PL,[SP-1] ← PU,SP-2,PC110 ← i	1		[SP] ← PL,[SP-1] ← PU,SP-2,PC11 0 ← i
JID Jump indirect PL ← ROM(PU,A)			PL ← ROM(PU,A)
PET Return from subroutine SP+2,PL ← [SP],PU ← [SP-1]			
BETSY Beturn and Skin SP+2,PL ← [SP],PU ← [SP-1],Skip next instruction			SP+2,PL ← [SP],PU ← [SP-1],Skip next instruction
OD ( OD ) 4 [CD] DI 4 [CD 1] CIE 4- 1			$SP+2.PL \leftarrow [SP].PU \leftarrow [SP-1].GIE \leftarrow 1$
fool a pi foo 41 a pi foo a DC a DEE		-	[SP] ← PL.[SP-1] ← PU.SP-2.PC ← 0FF
TO 1 TO 1 T		· · · · · · · · · · · · · · · · · · ·	
NOP No operation	NOP	NO Operation	

http://www.national.com

4-40 6501128 0083229 820

OP	COL	DE LIST	г   —	0	8	1_	1	T	Bits 3		1	1 .	<del>,</del> -	T				_
	-	<del>                                     </del>	2	E .	<del></del>	4	22	9		60	6	< −	<u>m</u>	O		Ш	IL.	
	0	INTR	4 dV	라 +	JP + 4	JP + 5	JР + 6	JP + 7	9 + 9U	9 + 9	JP + 10	11 + AC	JP + 12	JP + 13	JP + 14	JP + 15	JP + 16	
	-	JP + 17	4 + 48	JP + 19	JP + 20	JP + 21	JP + 22	JP + 23	JP + 24	JP + 25	JP + 26	JP + 27	JP + 28	JP + 29	JP + 30	JP + 31	JP + 32	
	7	JMP 0000-000FF	JMP 0100-01FF	JMP 0200-02FF	JMP 0300-03FF	JMP 0400-04FF	JMP 0500-05FF	JMP 0600-06FF	JMP 0700-07FF	JMP 0800-08FF	1	JMP 0A00-0AFF	JMP 0B00-0BFF	+	┿~	JMP 0E00-0EFF	JMP 0F00-0FFF	
	3	JSR 0000-000FF	JSR 0100-01FF	JSR 0200-02FF	JSR 0300-03FF	JSR 0400-04FF	JSR 0500-05FF	JSR 0600-06FF	JSR 0700-07FF	JSR 0800-08FF	JSR 0900-09FF	JSR 0A00-0AFF	JSR 0B00-0BFF	JSR 0C00-0CFF	JSR 0D00-0DFF	JSR 0E00-0EFF	JSR 0F00-0FFF	
	4	IFBNE 0	IFBNE 1	FBNE 2	IFBNE 3	IFBNE 4	IFBNE 5	IFBNE 6	FBNE 7	IFBNE 8	IFBNE 9	IFBNE 0A	JFBNE 0B	IFBNE 0C	IFBNE 0D	IFBNE 0E	IFBNE 0F	table)
	ß	LD B, 0F	LD B, 0E	LD B, 0D	TD B, 0C	LD B, 0B	LD B, 0A	LD B, 9	LDB,8	LDB,7	LDB,6	LD 8, 5	LD B, 4	LDB,3	LDB,2	LD B, 1	LD B, 0	is an unused opcode (see following table)
7-4	9	*	*	*	*	CLRA	SWAPA	DCORA	*	RBIT 0,[B]	RBIT 1,[B]	ABIT 2,[B]	RBIT 3,[B]	RBIT 4,[B]	RBIT 5,[B]	RBIT 6, [B]	RBIT 7,[B]	epoodo pesr
Bits 7-4	7	1FBIT 0,[B]	1,[B]	IFBIT 2,[B]	1FBIT 3,[B]	IFBIT 4,[B]	IFBIT 5,[B]	FBIT 6,[B]	1FB1T 7,[8]	SBIT 0,[B]	SBIT 1,[B]	SBIT 2,[B]	SBIT 3,[B]	SBIT 4,[B]	SBIT 5,[B]	SBIT 6, [B]	SBIT 7,[B]	* is an un
	8	ADC A, [B]	SUBC A,[B]	IFEQ A,[B]	IFGT A,[B]	ADD A,[B]	AND A,[B]	XOR A,[B]	OB A,[B]	5 E	IFINC	INCA	DECA	*	RETSK	RET	RETI	ç
	6	ADC A, #i	SUBCA, #i	IFEQ A, #i	IFGT A, #i	ADD A, #i	AND A, #i	XOR A, #i	OR A, #i	LDA, #i	*	LD [B+],#i	LD [B—],#i	х А,Ма	LD A,	LD [B], #i	*	Md is a directly addressed memory location
	4	S.	သွ	X A, [B+]	X A,	LAID	号	X A,	*	*	*	LD A, [B+]	LD A, [B-]	JMPL	JSRL	LD A, [B]	*	addressed
	80	RRCA	*	× × + +	X A, [X-]	*	*	×χΣ	*	NOP	*	LD A,	LD A, [X-]	LD Md, #i	DIR	₽ X	*	a directly
	ပ	DRSZ 0F0	DRSZ 0F1	DRSZ 0F2	DRSZ 0F3	DRSZ 0F4	DRSZ 0F5	DRSZ 0F6	DRSZ 0F7	DRSZ 0F8	DRSZ 0F9	DRSZ 0FA	DRSZ 0FB	DRSZ 0FC	DRSZ 0FD	DRSZ 0FE	DRSZ 0FF	
	۵	LD 0F0, #i	LD 0F1,#i	LD 0F2, # i	LD 0F3,#i	LD 0F4,#i	LD 0F5,#i	LD 0F6,#i	LD 0F7, #i	LD 0F8, #i	LD 0F9, #i	LD 0FA, #i	LD 0FB, #i	LD 0FC, #i	LD 0FD, #i	LD 0FE, #i	LD 0FF, #1	is the immediate data
	ш	JP -31	JP -30	JP -29	JP -28	JP -27	JP -26	JP -25	JP -24	JP -23	JP -22	JP -21	JP -20	JP -19	JP -18	JP -17	JP -16	 is:
	ш	JP -15	JP -14	JP -13	JP -12	JP -11	JP -10	9- AC	유	JP -7	9- <del>Q</del>	<del>ر</del> ئ	JP -4	JP -3	JP -2	ъ <del>г</del>	٠ <del>٥</del>	where,
														L				>

4-41

### **Instruction Execution Time**

Most instructions are single byte (with immediate addressing mode instruction taking two bytes).

Most single instructions take one cycle time to execute.

Skipped instructions require x number of cycles to be skipped, where x equals the number of bytes in the skipped instruction opcode.

See the BYTES and CYCLES per INSTRUCTION table for details.

# Bytes and Cycles per Instruction

The following table shows the number of bytes and cycles for each instruction in the format of byte/cycle.

#### **Arithmetic and Logic Instructions**

	[B]	Direct	Immed.
ADD	1/1	3/4	2/2
ADC	1/1	3/4	2/2
SUBC	1/1	3/4	2/2
AND	1/1	3/4	2/2
OR	1/1	3/4	2/2
XOR	1/1	3/4	2/2
IFEQ	1/1	3/4	2/2
≀FGT	1/1	3/4	2/2
IFBNE	1/1		
DRSZ		1/3	
SBIT	1/1	3/4	
RBIT	1/1	3/4	
IFBIT	1/1	3/4	

The following table shows the instructions assigned to unused opcodes. This table is for information only. The operations performed are subject to change without notice. Do not use these opcodes.

Unused Opcode	Instruction	Unused Opcode	Instruction
60	NOP	A9	NOP
61	NOP	AF	LD A, [B]
62	NOP	B1	C → HC
63	NOP	B4	NOP
67	NOP	B5	NOP
8C	RET	B7	X A, [X]
99	NOP	B9	NOP
9F	LD [B], #i	BF	LD A, [X]
A7	X A, [B]		
A8	NOP		

### **Memory Transfer Instructions**

	Regi Indi [B]		Direct	Immed.	Auto Inc	Indirect or & Decr [X+,X-]	
X A,*	1/1	1/3	2/3		1/2	1/3	
LD A,*	1/1	1/3	2/3	2/2	1/2	1/3	
LD B,Imm				1/1			(If B < 16)
LD B,Imm				2/3		ļ	(If B > 15)
LD Mem,Imm	2.	/2	3/3		2/2		
LD Reg,Imm				2/3			

 <sup>=&</sup>gt; Memory location addressed by B or X or directly.

### Instructions Using A & C

### Transfer of Control Instructions

CLRA	1/1	JMPL	3/4
INCA	1/1	JMP	2/3
DECA	1/1	JP	1/3
LAID	1/3	JSRL	3/5
DCORA	1/1	JSR	2/5
RRCA	1/1	JID	1/3
SWAPA	1/1	RET	1/5
SC	1/1	RETSK	1/5
RC	1/1	RETI	1/5
IFC	1/1	INTR	1/7
IFNC	1/1	NOP	1/1

http://www.national.com

4-42

6501128 0083231 489 🖿

### **Option List**

The mask programmable options are listed out below. The options are programmed at the same time as the ROM pattern to provide the user with hardware flexibility to use a variety of oscillator configuration.

#### **OPTION 1: CKI INPUT**

- = 1 Crystal (CKI/10) CKO for crystal configuration
- = 2 External (CKI/10) CKO available as G7 input
- = 3 R/C (CKI/10) CKO available as G7 input

#### **OPTION 2: BONDING**

- = 1 28-pin DIP package
- = 2 N.A.
- = 3 20-pin DIP package
- = 4 20-SO package
- = 5 28-SO package

The following option information is to be sent to National along with the EPROM.

### **Option Data**

Option 1 Value\_is: CKI Input
Option 2 Value\_is: COP Bonding

### **Development Support**

#### SUMMARY

- iceMASTERTM: IM-COP8/400—Full feature in-circuit emulation for all COP8 products. A full set of COP8 Basic and Feature Family device and package specific probes are available.
- COP8 Debug Module: Moderate cost in-circuit emulation and development programming unit.
- COP8 Evaluation and Programming Unit: EPU-COP888GG—low cost In-circuit simulation and development programming unit.
- Assembler: COP8-DEV-IBMA. A DOS installable cross development Assembler, Linker, Librarian and Utility Software Development Tool Kit.
- C Compiler: COP8C. A DOS installable cross development Software Tool Kit.

 OTP/EPROM Programmer Support: Covering needs from engineering prototype, pilot production to full production environments.

### iceMASTER (IM) IN-CIRCUIT EMULATION

The iceMASTER IM-COP8/400 is a full feature, PC based, in-circuit emulation tool developed and marketed by MetaLink Corporation to support the whole COP8 family of products. National is a resale vendor for these products. See *Figure 19* for configuration.

The iceMASTER IM-COP8/400 with its device specific COP8 Probe provides a rich feature set for developing, testing and maintaining product:

- Real-time in-circuit emulation; full 2.4V-5.5V operation range, full DC-10 MHz clock. Chip options are programmable or jumper selectable.
- Direct connection to application board by package compatible socket or surface mount assembly.
- Full 32K byte of loadable programming space that overlays (replaces) the on-chip ROM or EPROM. On-chip RAM and I/O blocks are used directly or recreated on the probe as necessary.
- Full 4K frame synchronous trace memory. Address, instruction, and 8 unspecified, circuit connectable trace lines. Display can be HLL source (e.g., C source), assembly or mixed.
- A full 64K hardware configurable break, trace on, trace off control, and pass count increment events.
- Tool set integrated interactive symbolic debugger—supports both assembler (COFF) and C Compiler (.COD) linked object formats.
- Real time performance profiling analysis; selectable bucket definition.
- Watch windows, content updated automatically at each execution break.
- Instruction by instruction memory/register changes displayed on source window when in single step operation.
- Single base unit and debugger software reconfigurable to support the entire COP8 family; only the probe personality needs to change. Debugger software is processor customized, and reconfigured from a master model file.
- Processor specific symbolic display of registers and bit level assignments, configured from master model file.
- Halt/Idle mode notification.




FIGURE 19. COP8 iceMASTER Environment

TL/DD/9103-27

**—** 6

6501159 0093535 372 I

4-43

### **Development Support** (Continued)

- On-line HELP customized to specific processor using master model file.
- Includes a copy of COP8-DEV-IBMA assembler and linker SDK.

#### **IM Order Information**

Base Unit	
IM-COP8/400-1	iceMASTER base unit, 100V power supply
IM-COP8/400-2	iceMASTER base unit, 220V power supply
iceMASTER Probe	
MHW-880C20DWPC	20 DIP
MHW-880C28DWPC	28 DIP
Adapters for SO Pac	kages
MHW-SOIC 20	20 SO
MHW-SOIC 28	28 SO

### ICEMASTER DEBUG MODULE (DM)

The iceMASTER Debug Module is a PC based, combination in-circuit emulation tool and COP8based OTP/EPROM programming tool developed and marketed by MetaLink Corporation to support the whole COP8 family of products. National is a resale vendor for these products.

See Figure 20 for configuration.

The iceMASTER Debug Module is a moderate cost development tool. It has the capability of in-circuit emulation for a specific COP8 microcontroller and in addition serves as a programming tool for COP8 OTP and EPROM product families. Summary of features is as follows:

- Real-time in-circuit emulation; full operating voltage range operation, full DC-10 MHz clock.
- All processor I/O pins can be cabled to an application development board with package compatible cable to socket and surface mount assembly.
- Full 32K byte of loadable programming space that overlays (replaces) the on-chip ROM or EPROM. On-chip RAM and I/O blocks are used directly or recreated as necessary.

- 100 frames of synchronous trace memory. The display can be HLL source (C source), assembly or mixed. The most recent history prior to a break is available in the trace memory.
- Configured break points; uses INTR instruction which is modestly intrusive.
- · Software—only supported features are selectable.
- Tool set integrated interactive symbolic debugger—supports both assembler (COFF) and C Compiler (COD) SDK linked object formats.
- Instruction by instruction memory/register changes displayed when in single step operation.
- Debugger software is processor customized, and reconfigured from a master model file.
- Processor specific symbolic display of registers and bit level assignments, configured from master model file.
- Halt/Idle mode notification.
- Programming menu supports full product line of programmable OTP and EPROM COP8 products. Program data is taken directly from the overlay RAM.
- Programming of 44 PLCC and 68 PLCC parts requires external programming adapters.
- · Includes wallmount power supply.
- On-board Vpp generator from 5V input or connection to external supply supported. Requires Vpp level adjustment per the family programming specification (correct level is provided on an on-screen pop-down display).
- On-line HELP customized to specific processor using master model file.
- Includes a copy of COP8-DEV-IBMA assembler and linker SDK.

#### **DM Order Information**

Debug Model Unit	
COP8-DM/880C	
Cable Adapters	
DM-COP8/20D	20 DIP
DM-COP8/28D	28 DIP
Adapter for SO Packag	es
MHW-SOIC 20	20 SO
MHW-SOIC 28	28 SO




FIGURE 20. COP8-DM Environment

TL/DD/9103-28

http://www.national.com

4-44

6501128 0083233 251



### **Development Support (Continued)**

#### COP8 ASSEMBLER/LINKER SOFTWARE DEVELOPMENT TOOL KIT

National Semiconductor offers a relocateable COP8 macro cross assembler, linker, librarian and utility software development tool kit. Features are summarized as follows:

- Basic and Feature Family instruction set by "device"
- Nested macro capability.
- Extensive set of assembler directives.
- Supported on PC/DOS platform.
- · Generates National standard COFF output files.
- Integrated Linker and Librarian.
- Integrated utilities to generate ROM code file outputs.
- DUMPCOFF utility.

This product is integrated as a part of MetaLink tools as a development kit, fully supported by the MetaLink debugger. It may be ordered separately or it is bundled with the MetaLink products at no additional cost.

### **Order Information**

Assembler SDK:					
COP8-DEV-IBMA	Assembler SDK on installable 3.5" PC/DOS Floppy Disk Drive format. Periodic upgrades and most recenversion is available on National's BBS and Internet.				

### **COP8 C COMPILER**

A C Compiler is developed and marketed by Byte Craft Limited. The COP8C compiler is a fully integrated development tool specifically designed to support the compact embedded configuration of the COP8 family of products.

Features are summarized as follows:

- · ANSI C with some restrictions and extensions that optimize development for the COP8 embedded application.
- BITS data type extension. Register declaration #pragma with direct bit level definitions.
- · C language support for interrupt routines. · Expert system, rule based code geration and optimization.
- Performs consistency checks against the architectural definitions of the target COP8 device.
- Generates program memory code.
- Supports linking of compilied object or COP8 assembled object formats.
- · Global optimization of linked code. Symbolic debug load format fully sourced level supported by the MetaLink debugger.

SINGLE CHIP OTP/EMULATOR SUPPORT The COP8 family is supported by single chip OTP emulators. For detailed information refer to the emulator specific datasheet and the emulator selection table below:

Device Number	ber Clock Option Package		Description	Emulates
COP8781CN	Programmable	28 DIP	One Time Programmable (OTP)	COP840C, COP820C
COP8781CWM	Programmable	28 SO	ОТР	COP840C, COP820C
COP8782CN	Programmable	20 DIP	ОТР	COP842C, COP822C
COP8782CWM	Programmable	20 SO	ОТР	COP842C, COP822C

4-45

### **Development Support** (Continued)

### Approved List

Manufacturer	North America	Europe	Asia
BP Microsystems	(800) 225-2102 (713) 688-4600 Fax: (713) 688-0920	+ 49-8152-4183 + 49-8856-932616	+ 852-234-16611 + 852-2710-8121
Data I/O	(800) 426-1045 (206) 881-6444 Fax: (206) 882-1043	+ 44-0734-440011	Call North America
HI-LO	(510) 623-8860	Call Asia	+ 886-02-764-0215 Fax: + 886-2-756-6403
ICE Technology	(800) 624-8949 (919) 430-7915	+ 44-1226-767404 Fax: 0-1226-370-434	
MetaLink	(800) 638-2423 (602) 926-0797 Fax: (602) 693-0681	+ 49-80 9156 96-0 Fax: + 49-80 9123 86	+852-737-1800
Systems General	(408) 263-6667	+41-1-9450300	+886-2-917-3005 Fax: +886-2-911-1283
Needhams	(916) 924-8037 Fax: (916) 924-8065		

### INDUSTRY WIDE OTP/EPROM PROGRAMMING SUPPORT

Programming support, in addition to the MetaLink development tools, is provided by a full range of independent approved vendors to meet the needs from the engineering laboratory to full production.

### **AVAILABLE LITERATURE**

For more information, please see the COP8 Basic Family User's Manual, Literature Number 620895, COP8 Feature Family User's Manual, Literature Number 620897 and National's Family of 8-bit Microcontrollers COP8 Selection Guide, Literature Number 630009.

### **DIAL-A-HELPER SERVICE**

Dial-A-Helper is a service provided by the Microcontroller Applications group. The Dial-A-Helper is an Electronic Information System that may be accessed as a Bulletin Board System (BBS) via data modem, as an FTP site on the Internet via standard FTP client application or as an FTP site on the Internet using a standard Internet browser such as Netscape or Mosaic.

The Dial-A-Helper system provides access to an automated information storage and retrieval system. The system capabilities include a MESSAGE SECTION (electronic mail, when accessed as a BBS) for communications to and from the microcontroller Application Group and a FILE SECTION which consists of several file areas where valuable application software and utilities could be found.

### **DIAL-A-HELPER BBS via a Standard Modem**

Modem: CANADA/U.S.: (800) NSC-MICRO

(800) 672-6427

EUROPE: (+49) 0-8141-351332 14.4K

Baud:

Set-Up:

Length: 8-Bit Parity: None

Stop Bit: Operation: 24 Hours, 7 Days

### **DIAL-A-HELPER via FTP**

ftp nscmicro.nsc.com

user:

anonymous

username@yourhost.site.domain password:

### DIAL-A-HELPER via WorldWide Web Browswer

ftp://nscmicro.nsc.com

### National Semiconductor on the WorldWide Web

See us on the WorldWide Web at http://www.national.com

#### CUSTOMER RESPONSE CENTER

Complete product information and technical support is available from National's customer response centers.

CANADA/U.S.:	Tel:	(800) 272-9959	
	email:	support@tevm2.nsc.com	
EUROPE:	email:	europe.support@nsc.com	
	Deutsch Tel:	+ 49 (0) 180-530 85 85	
	English Tel:	+ 49 (0) 180-532 78 32	
	Français Tel:	+ 49 (0) 180-532 93 58	
	Italiano Tel:	+ 49 (0) 180-534 16 80	
JAPAN:	Tel:	+81-043-299-2309	
S.E. ASIA:	Beijing Tel:	(+86) 10-6856-8601	
	Shanghai Tel:	(+86) 21-6415-4092	
	Hong Kong Tel:	(+852) 2737-1600	
	Korea Tel:	(+82) 2-3771-6909	
	Malaysia Tel:	(+60-4) 644-9061	
	Singapore Tel:	(+65) 255-2226	
	Taiwan Tel:	+886-2-521-3288	
AUSTRALIA:	Tel:	(+61) 3-9558-9999	
INDIA: Tel:		(+91) 80-559-9467	

http://www.national.com