VM311/VM311R

8-CHANNEL, FERRITE HEAD **READ/WRITE PREAMPLIFIER**

T-52.38

July, 1991

- **FEATURES** Enhanced System Write to Read Recovery Time
- · Power-Up/Power-Down Write Protection

TC Inc.


Value the Customer™

- Operates on +5V and +12V Power Supplies
- Write-Unsafe Detection Circuitry
- · Programmable Write-Current Source
- Low Input Noise of 1.4nV/√Hz maximum
- · For Use With Center-Tapped Ferrite or MIG Heads
- Optional Internal Head Damping Resistors
- · Available in 4, 6 or 8 Channels
- · Mirror Image Pinout Option Available


DESCRIPTION

The VM311/VM311R is a bipolar, monolithic read/write preamp circuit, designed for use with center-tapped ferrite or MIG recording heads. The circuit provides a low-noise read data path for signals from the disk in the read mode and provides write-current control for data written on the disk in the write mode.

BLOCK DIAGRAM



CONNECTION DIAGRAM



VM311/VM311R

ABSOLUTE MAXIMUM RATINGS

Power Supply Voltages:
V _{DD1} 0.3V to 14V
V _{DD2} 0.3V to 14V
VCC0.3V to 6V
Pin Voltages:
Head Select (HS)0.3V to V _{CC} + 0.3V
Write Unsafe (WUS)0.3V to V _{CC} + 0.3V
Write Data Input (WDI)0.3V to VCC + 0.3V
Read/Write Select (R/W)0.3V to V _{CC} + 0.3V
Output Current:
Write Current (I _W) 60mA
Read Data (RDX, RDY) 10mA
Center Tap Current (ICT)
Write Unsafe (WUS) 12mA
Operating Temperature Range 0 to 70°C
Storage Temperature Range65 to 150°C
Lead Temperature (Soldering 60 Sec.) 300°C
Junction Temperature
Thermal Characteristics,
24-lead SOIC 80°C/W
28-lead SOIC
28-lead PLCC 65°C/W
34-lead SOIC 60°C/W
44-lead PLCC 53°C/W

RECOMMENDED OPERATING CONDITIONS

DC Power Supply Voltage:	
V _{DD1}	12V ± 10%
V _{DD2}	7.0V to VDD1
V _{CC}	5V ± 10%
Head Inductance (LH)	2.5 - 15µH
Damping Resistance (RD) (Note 1)	750Ω
RCT Resistor (Note 2)	120\Omega ± 5%
RDX,RDY Output Current (Read Mode)	0 to 2mA
Write Current	10 to 50mA
Junction Temperature	25° to +125°C

Note 1: VM311R has head damping resists placed on the chip; the standard value is $750\Omega \pm 20\%$.

Note 2: Resistor (RCT) used to limit power dissipation.

CIRCUIT OPERATION

The VM311 addresses up to eight center-tapped ferrite heads and operates as a write-current switch in the write mode and as a low-noise differential amplifier in the read mode. Head selection is controlled by HS0. HS1 and HS2 lines and mode select is controlled by the CS and R/W select lines as shown in Tables 1 and 2. Both CS and R/W have internal pull-up resistors to prevent accidental write condition. Unsafe conditions are indicated by the WUS line.

Write Mode

In the write mode, the VM311 operates as a write-current switch. Write current is supplied by an internal current source. The magnitude of the write current is determined by an external resistor connected between WC and ground. The head current is switched between the X and Y side of a selected head by falling transitions on WDI (write data input). When switching to the write mode from the read mode, the write data flip-flop is intialized to pass head current through the X side of the head.

The write unsafe (WUS), open collector output, will give a high level for any of the following unsafe conditions:

- Open Head
- No Write Current
- · Read Mode
- Idle Mode
- · Write Data Frequency Too Low
- Head Center-Tap Open

After the fault condition is corrected, it takes two negative transitions on WDI to clear the WUS line. To further protect accidental writing to the disk, a voltage fault detection circuit ensures no write current during power loss or power sequencing. An enhanced write to read recovery time is achieved by maintaining a constant common mode level on the RDX, RDY outputs between write and read modes.

Write mode power dissipation may be minimized by connecting a resistor (RCT) between VDD2 and VDD1. The optimum value for RCT is 120x40/lw (lw in mA). At write currents below 15mA, the read mode dissipation is higher than write mode and need not be used. In this case VDD2 is connected to VDD1.

Read Mode

In the read mode the circuit operates as a low-noise differential amplifier. The write-current source is turned off and the write-data flip-flop is set. The selected head provides a differential input. The RDX and RDY pins provide differential emitter follower outputs which are in phase with the X and Y inputs and should be AC coupled to the load. Write current is deactivated for both the read and idle mode so that external gating is not required.

idle Mode

In the idle mode (\overline{CS} = high level) both the read amp and write driver are disabled and the devices power dissipation is minimal. The internal write current reference is disabled and the RDX, RDY outputs are in a high impedance state. Hence, for multiply chip usage. The RDX, RDY outputs maybe wire OR'ed, and a common write current resistor (RWC) may be used to set the write current.

- · Read-to-Write Recovery should be enhanced when doing a DC erase. Layout of the chip minimizes thermal effects on the read amp for improved write-to-read recovery.
- · The write unsafe circuit has a much larger inductance range and is not dependent on the magnitude of lw. This part will serve a wider range of head loads and write current values.

PIN DESCRIPTIONS

NAME	1/0	DESCRIPTION
HS0-HS2	1	Head Select Inputs
cs	1	Chip Select: a low level enables device
RW	-	Read/Write: a high level selects read mode
wus	ŏ	Write Unsafe: a high level indicates an unsafe writing condition
WDI	ı	Write Data In: negative edge toggles the head current
H0X-H5X H0Y-H5Y	1/0	X,Y head connections
RDX, RDY	Ŏ*	X,Y Read Data: diff. read signal outputs
wc		Write Current: used to set the magnitude of the write current
VCT		Voltage Center Tap: voltage source for head center tap
VCC		+5 V
VDD1		+12 V
VDD2		Positive power supply for the center tap voltage source
GND		Ground

^{*} For multiple chip usage, these signals can be wire OR'ed

Table 1: Head Select

	HS0	HS1	HS2	HEAD
	L	L	L	0
L	Н	L	L	1
L	L	Н	L	2
	Н	Н	L	3
L	L	L	Н	4
L	Н	L	Н	5
L	L	н	Н	6
L	Н	Н	Н	7

Table 2: Mode Select

<u></u> CS	R/W	MODE
L	L	Write
L	Н	Read
Н	X	idle

Table 3: External Resistor vs. Write Current

External resistor vs. DC write current I Winto the selected head terminal X or Y with V _{CT} shorted only to the respective X or Y terminal.					
External Resistor R $_{ m WC}$ (Ω)	Write Current I w (mA)				
249	10				
124	20				
82.5	30				
61.9	40				

Note: Effective current I_{FLUX} generated in the magnetic head is related to I_{W} by the expression:

$$I_{FLUX} = I_W \left(\frac{R_D}{R_M + R_D} \right)$$

Where R_H equals the full coil resistance of a center-tapped ferrite head and R_D is the damping resistor connected internally or externally between the X and Y terminals. Nominal internal resistance on VM311R is 750 Ω .

VM311/VM311R

T-52-38

DC CHARACTERISTICS

Unless otherwise specified, V_{DD1} = 12V ±10%, V_{CC1} = V_{CC2} = 5V ±10%, T_A = 25°C.

PARAMETER	SYM	CONDITIONS	MIN	TYP	MAX	UNITS
POWER SUPPLY				•		
		Read Mode		19	25	mA
	l _{DD}	Write Mode		9+1W	12 + I W	
Positive Supply Current		ldle Mode		9	12	
	loo	Read Mode		11	15	mA
	Icc	Write Mode		13	18	ША
Positive Supply Current	lcc	idle Mode		9	12	mA
		ldle Mode			200	
Power Supply Dissipation	PD	Read Mode		, , ,	425	mV
T _A = 70°C		Write Mode I _W = 40mA, R _{CT} = 120Ω			500	
		Write Mode I _W = 40mA, R _{CT} = 0Ω			675	
DIGITAL TTL INPUTS: CS,	R/W, HS,	WDI		•	•	
Input High Voltage	VIH		2		V _{CC} + 0.3	٧
Input Low Voltage	VIL		-0.3		0.8	٧
Input High Current	liH .	VIH = 2.0V, VCC = 5.5V	-400		100	μА
Input Low Current	IIL	V _{IL} = 0.4V, V _{CC} = 5.5V	-0.4			mA
WUS OUTPUT				•		
Low Voltage	VOL	I _{OL} = 8 mA (Safe)			0.5	V
High Current	ІОН	V _{OH} = 5V (Unsafe)			100	μА
HEAD CENTER TAP VOLT	AGES			=	•	
Read Mode	Vст	Read Mode		4.2		٧
Write Mode	V _{СТ}	Write Mode		6.6		V

VM311/VM311R

READ CHARACTERISTICS Unless otherwise specified, I_W = 40mA, L_H = 2.5μH, R_D = 750Ω, f_D ATA = 5MHz, C_L (RDX, RDY) ≤ 20pF, T_A = 25°C.

PARAMETER	SYM	CONDITIONS	MIN	TYP	MAX	UNITS
Differential Voltage Gain	Av	V _{IN} = 1mVrms, f = 500KHz RL (RDX,RDY) = 1KΩ	85		115	V/V
Dynamic Range	DR	DC input voltage where AC gain falls 10%, V IN = V DC+ 0.5mVp-p f = 500KHz	-3	1.0	3	mV
Bandwidth (- 3dB)	BW	VIN =1 mVp-p, ZS < 5Ω	30			MHz
Input Noise Voltage	ein	LH = 0, RH = 0, BW = 15MHz			1.4	nV/√Hz
Differential Input Capacitance	CIN	f = 5MHz			20	pF
Differential Input Resistance	R _{IN}	VM311, f = 5MHz	2			ΚΩ
Dinoronia input ricolotarico	1114	VM311R, f = 5MHz	460		860	Ω
Input Current (per side)	IN				80	μА
Common Mode Rejection Ratio	CMRR	V _{CM} = V _{CT} + 100mV _p -p, f = 5MHz	50			dB
Power Supply Rejection Ratio	PSRR	VDD or VCC = 100mVp-p, f = 5MHz	45			dB
Channel Separation	cs	V _{IN} = 100mVp-p, f = 5MHz Three channel driven, selected channel measured	45			dB
Output Offset Voltage	Vos		-200		200	mV
Common Mode Output Voltage	V _{ОСМ}		4.5		6.5	V
Head Center Tap Voltage	Vст	Read Mode		4.2		v
Single-Ended Output Resistance	R _{SEO}				30	Ω
Output Current	lout	AC coupled load, RDX, RDY	2.1			mA
Head Current (per side)	Ιн	Read or Idle Mode 0V ≤ VCC≤ 5.5V 0 ≤ VDD1≤ 13.2V	-200		200	μΑ

Unless otherwise specified, IW = 40mA, LH = 2.5μ H, RD = 750Ω , fDATA = 5MHz, WRITE CHARACTERISTICS C_L (RDX, RDY) \leq 20pF, $T_A = 25$ °C.

PARAMETER	SYM	CONDITIONS	MIN	TYP	MAX	UNITS
Write Current Range	IW	(See table 3)	10		40	mA
Write Current Tolerance	ΔlW	Over In range	-5		+5	%
Differential Head Voltage	VDH		7			Vp-p
Current Gain	Αį			.99		mA/mA
Unselected Head Current	l _{UH}				2	mA p-p
Head Current Propagation Delay	tPD	L _H = 0μH, R _H = 0, 50% WDI to 50% I _W			30	ns
Rise/Fall Time	t _r , t _f	L _H = 0μH, R _H = 0, 10% to 90%	5		20	ns
Symmetry	S	[(t _r -t _f)/2]			2	ns
Differential Output Besistance	Rout	VM311 only	10			ΚΩ
Differential Output Resistance		VM311R	600		960	Ω
Differential Output Capacitance	COUT	f = 5MHz			15	ρF
WDI Transition Frequency	f min	WUS = low	250			KHz
Center Tap Voltage	VCT	Write Mode		7		V
Head Current (per side)	Ιн	Write Mode; 0 ≤ V _{CC} ≤ 3.7V; 0 ≤ V _{DD1} ≤ 8.7V	-200		200	μА
RDX,RDY Output Offset Voltage	Vos	Write or Idle	-20		20	m∨
RDX, RDY Common Mode Output Voltage	Vсм	Write or Idle		5.3		٧
RDX, RDY Leakage	1L	RDX, RDY = 6V, Write or Idle Mode	-100		100	μА
Unselected Leakage Current	1UH				85	μА

VM311/VM311R

SWITCHING CHARACTERISTICS Unless otherwise specified, I_W = 40mA, L_H = 2.5 μ H, R_D = 750 Ω , f_{DATA} = 5MHz, C_L (RDX, RDY) \leq 20pF, T_A = 25°C.

PARAMETER	SYM	CONDITIONS	MIN	TYP	MAX	UNITS
Read-to-Write Switching Delay	tRW	50% of R/W to 90% of write output envelope			1	μs
Write-to-Read Switching Delay	twR	50% of R/W to 90% of 100mVp-p RDX, RDY envelope			1	μs
Idle-to-Write Switching Delay	^t IW	50% of \overline{CS} to 90% of write output envelope			1	μs
Idle-to-Read Switching Delay	^t IR	50% of CS to 90% of 100mVp-p RDX, RDY envelope			1	μs
Write-to-Idle Switching Delay	twi	50% of CS to 10% of write output envelope			1	μs
Read-to-Idle Switching Delay	t _{RI}	50% of CS to 10% of RDX, RDY envelope			1	μѕ
Head Select Switching Delay	tHS	50% of HS transition to 90% of 100mVp-p RDX, RDY envelope from selected head			1	μs
Write Unsafe Delay Safe to Unsafe	t _{D1}	Gate WDI. Measure from 50% of last data pulse to 50% WUS. IW= 10 to 40mA	1.6		8	μs
Write Unsafe Delay Unsafe to Safe	t _{D2}	Gate WDI. Measure from 50% of falling edge of first data pulse to 50% WUS, IW=10mA			1	μs




Figure 1: Write Mode Timing Diagram