

Am79512/4


Subscriber Line Interface Circuit

DISTINCTIVE CHARACTERISTICS

- Programmable constant-current feed
- Programmable loop-detect threshold
- On-chip switching regulator for low-power dissipation
- Polarity reversal feature
- Optimized for –60 V battery

- Line feed characteristics independent of battery variations
- Two-wire impedance set by single external impedance
- Tip Open state for ground-start lines
- Ring and test relay drivers
- On-hook transmission


BLOCK DIAGRAM



ORDERING INFORMATION

Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of the elements below.



| Valid Combinations | | | | | | | |
|--------------------|----------|----------------|--|--|--|--|--|
| Am7951X | -1 -2 | DC JC PC | | | | | |


Valid Combinations


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

Note:

^{*} Functionality of the device from $0^{\circ}C$ to $+70^{\circ}C$ is guaranteed by production testing. Performance from $-40^{\circ}C$ to $+85^{\circ}C$ is guaranteed by characterization and periodic sampling of production units.

CONNECTION DIAGRAMS Top View





Notes:

- 1. Pin 1 is marked for orientation.
- 2. TP is a thermal conduction pin tied to substrate.

PIN DESCRIPTIONS

| ts C3–C1 r. |
|--------------------------------------|
| |
| |
| e off-hook |
| |
| |
| anode of You must |
| ct external |
| |
| ork, which al polarity |
| |
| urrent into ed current chopper |
| |
| e (QBAT). connect to |
| |
| |
| |
| nection |
| VTX also |
| |

ABSOLUTE MAXIMUM RATINGS

Storage temperature –55°C to +150°C

Note: Thermal limiting circuitry on chip will shut down the circuit at a junction temperature of about 165°C. The device should never be exposed to this temperature. Operation above 145°C junction temperature may degrade device reliability. See the SLIC Packaging Considerations for more information.

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices

| Ambient temperature | 0°C to +70°C* |
|--------------------------------|------------------------|
| V _{CC} | 4.75 V to 5.25 V |
| V _{EE} | 4.75 V to -5.25 V |
| V _{BAT} | |
| AGND/DGND | 0 V |
| BGND with respect to AGND/DGND | –100 mV to +100 mV |
| Load resistance on VTX to g | round10 k Ω min |

Operating Ranges define those limits between which the functionality of the device is guaranteed.

^{*}Functionality of the device from 0°C to +70°C is guaranteed by production testing. Performance from -40°C to +85°C is guaranteed by characterization and periodic sampling of production units.

ELECTRICAL CHARACTERISTICS

| Description | Test Conditions (See Note 1) | | Min | Тур | Max | Unit | Note |
|--|--|-----------|----------------|-----|---------------|-------|-------------|
| Analog (V _{TX}) output impedance | | | | 3 | 20 | W | |
| Analog (V _{TX}) output offset | 0°C to +70°C -40°C to +85°C | | -35 -40 | | +35 +40 | mV | |
| Analog (RSN) input impedance | 300 Hz to 3.4 kHz | | | 1 | 20 | | |
| Longitudinal impedance at A or B | | | | | 35 | W | |
| Overload level $Z_{2WIN} = 600 \Omega$ to 900Ω | 4-wire 2-wire | | -3.1 -3.1 | | +3.1 +3.1 | Vpk | 2 |
| Transmission Performance, 2- | Wire Impedance | | | | I | | |
| 2-wire return loss (See Test Circuit D) | 300 Hz to 500 Hz 500 Hz to 2500 Hz 2500 Hz to 3400 Hz | | 26 26 20 | | | dB | 4 — — |
| · · | and 4-Wire, See Test Circuit C) | | | | | | |
| Longitudinal to | | -1* | 50 | | | | |
| metallic L-T, L-4 | normal polarity 0°C to +70°C normal polarity | -2 | 63 | | | | |
| | | -2 | 58 | | | | _ |
| | reverse polarity 1 kHz to 3.4 kHz: | -2 -1* | 58 52 | | | - | 5 |
| | normal polarity | -ı -2 | 58 | | | dB | |
| | -40°C to +85°C | -2 -2 | 54 54 | | | | |
| Longitudinal sum (L-T) + (T-L) | 300 to 3400 Hz | | 95 | | | | |
| Longitudinal signal generation 4-L or T-L | 300 to 800 Hz 800 to 3400 Hz | | 40 35 | | | | |
| Longitudinal current capability per wire | Active state OHT state | | | | 17 8 | mArms | |
| Insertion Loss (2- to 4-Wire an | d 4- to 2-Wire, See Test Circuits A | and | B) | | | | |
| Gain accuracy | 0 dBm, 1 kHz, 0°C to +70°C 0 dBm, 1 kHz, | | -0.15 | | +0.15 | | |
| | -40°C to +85°C 0 dBm, 1 kHz, | | -0.20 | | +0.20 | | 4 |
| | 0 dBm, 1 kHz, | -1* -1 | -0.1 -0.15 | | +0.1 +0.15 | l ID | 4 |
| Variation with frequency | 300 Hz to 3400 Hz Relative to 1 kHz 0°C to +70°C -40°C to +85°C | • | -0.1 -0.15 | | +0.1 +0.15 | dB | 4 |
| Gain tracking | +7 dBm to -55 dBm 0°C to +70°C -40°C to +85°C | | -0.1 -0.15 | | +0.1 +0.15 | | |

Note:

^{*} P.G. = Performance Grade


ELECTRICAL CHARACTERISTICS (CONTINUED)

| Description | Test Conditions (See Note 1) | Min | Тур | Max | Unit | Note |
|--|--|--------------------|--------------------------------|----------------------------------|---------------|-----------------|
| Balance Return Signal (4-Wire | to 4-Wire, See Test Circuit B) | | | | | |
| Gain accuracy | 0 dBm, 1 kHz, 0°C to +70°C 0 dBm, 1 kHz, | -0.15 | | +0.15 | | |
| | -40°C to +85°C 0 dBm, 1 kHz, | -0.20 | | +0.20 | | 4 |
| | 0°C to +70°C −1* 0 dBm, 1 kHz, | -0.1 | | +0.1 | | |
| | -40°C to +85°C -1 | -0.15 | | +0.15 | dB | 4 |
| Variation with frequency | 300 Hz to 3400 Hz Relative to 1 kHz 0°C to +70°C -40°C to +85°C | -0.1 -0.15 | | +0.1 +0.15 | | 4 |
| Gain tracking | +7 dBm to -55 dBm 0°C to +70°C -40°C to +85°C | -0.1 -0.15 | | +0.1 +0.15 | | |
| Group delay | f = 1 kHz | | 5.3 | | μs | |
| Total Harmonic Distortion (2- | to 4-Wire or 4- to 2-Wire, See Test Circu | its A and | В) | | | |
| Distortion level | 0 dBm, 300 Hz to 3400 Hz | | -64 | -50 | dB | |
| Distortion level | +9 dBm | | -55 | -40 | ub | |
| Idle Channel Noise | | | | | | |
| Psophometric weighted noise | 2-wire 0°C to +70°C 2-wire -40°C to +85°C | | -83 -83 | –78 –75 | dBmp | 7 4, 7 |
| | 4-wire 0°C to +70°C 4-wire -40°C to +85°C | | –83 –83 | –78 –75 | автр | 7 4, 7 |
| Single Frequency Out-of-Band | Noise (See Test Circuit E) | • | | • | | |
| Metallic | 4 kHz to 9 kHz 9 kHz to 1 MHz 256 kHz and harmonics | | –76 –76 –57 | | dBm | 4, 5, 9 4, 5 |
| Longitudinal | 1 kHz to 15 kHz Above 15 kHz 256 kHz and harmonics | | –70 –85 –57 | | abiii | 4, 5, 9 4, 5 |
| DC Feed Current and Voltage Unless otherwise noted, Batte | · • · | | | | | |
| Active state loop-current accuracy | $\begin{aligned} & I_{LOOP} \text{ (nominal)} = 40 \text{ mA} \\ & R_L = 2000 \ \Omega, \text{ Battery} = 62 \text{ V} \\ & R_L = 2080 \ \Omega \end{aligned} \qquad \qquad$ | -7.5 23 22.7 | | +7.5 | % mA mA | 4 |
| On-hook loop voltage | R _L = ∞ | 47.5 | 49 | | V | |
| OHT state Tip Open state Disconnect state | $\begin{aligned} R_L &= 600 \ \Omega \\ R_L &= 600 \ \Omega \\ R_L &= 0 \end{aligned}$ | 18 | 20 | 22 1.0 1.0 | mA | |
| Power Dissipation, Battery = - | -60 V | | | | | |
| On-hook Open Circuit state On-hook OHT state On-hook Active state Off-hook OHT state Off-hook Active state | R_L = 600 Ω R_L = 600 Ω | | 50 175 260 500 650 | 120 250 400 750 1000 | mW | |

ELECTRICAL CHARACTERISTICS (CONTINUED)

| Description | Test Conditions (See Note 1) | Min | Тур | Max | Unit | Note |
|---|---|---------------------|-------------------|-------------------|------|-----------|
| Supply Currents | • | | | | | • |
| V _{CC} On-hook supply current | Open Circuit state OHT state Active state | | 3 6 7.5 | 4.5 10 12 | | |
| V _{EE} On-hook supply current | Open Circuit state OHT state Active state | | 1.0 2.2 2.7 | 2.3 3.5 6.0 | mA | |
| V _{BAT} On-hook supply current | Open Circuit state OHT state Active state | | 0.4 3.0 4.0 | 1.0 5.0 6.0 | | |
| Power Supply Rejection Ratio | (V _{RIPPLE} = 50 mVrms) | | | | | |
| V _{CC} | 40 Hz to 3400 Hz 3.4 kHz to 50 kHz | 20 20 | 35 30 | | | 6, 7 — |
| V _{EE} | 40 Hz to 3400 Hz 3.4 kHz to 50 kHz | 20 15 | 30 25 | | dB | 6, 7 — |
| V_{BAT} | 40 Hz to 3400 Hz 3.4 kHz to 50 kHz | 27 20 | 30 30 | | | 6, 7 — |
| Off-Hook Detector | | | | | | |
| Current threshold | $I_{DET} = 365/R_D$ | -20 | | +20 | % | |
| Ground-Key Detector Thresh | olds Active State, Battery = –60 V | | | | | |
| Ground-key resistance threshol | d B(RING) to GND | 2.0 | 4.2 | 10.0 | kΩ | |
| Ground-key current threshold | B(RING) or midpoint to GND | | 9 | | mA | 8 |
| Ring-Trip Detector Input | | | | | | |
| Bias current | | - 5 | -0.05 | | μΑ | |
| Offset voltage | Source resistance = 0 to 200 k Ω | -50 | 0 | +50 | mV | |
| Logic Inputs (C4–C1, E1, and | CHCLK) | | | | | |
| Input High voltage | | 2.0 | | | ٧ | |
| Input Low voltage | | | | 8.0 | | |
| Input High current | All inputs except E1 Input E1 | –75 –75 | | 40 45 | μΑ | |
| Input Low current | | -0.4 | | | mA | |
| Logic Output (DET) | | | | | | |
| Output Low voltage | I _{OUT} = 0.8 mA | | | 0.4 | V | |
| Output High voltage | I _{OUT} = -0.1 mA | 2.4 | | | | |
| Relay Driver Outputs (RINGO | UT, TESTOUT) | | | | | |
| On voltage | 50 mA source | B _{GND} –2 | | | V | |
| Off leakage | | | 0.5 | 100 | μΑ | |
| Clamp voltage | 50 mA sink | Q _{BAT} –2 | | | V | |

RELAY DRIVER SCHEMATICS




SWITCHING CHARACTERISTICS


| Symbol | Parameter | Test Conditions | Temperature Ranges | Min | Тур | Max | Unit | Note |
|--------|------------------------------|--|--------------------------------|-----|-----|------------|------|------|
| tgkde | E1 Low to DET High (E0 = 1) | | 0°C to +70°C -40°C to +85°C | | | 3.8 4.0 | Unit | |
| | E1 Low to DET Low (E0 = 1) | Ground-key Detect state R _I open, R _G connected | 0°C to +70°C -40°C to +85°C | | | 1.1 1.6 | | |
| tgkdd | E0 High to DET Low (E1 = 0) | (See Figure H) | 0°C to +70°C -40°C to +85°C | | | 1.1 1.6 | | |
| tgkd0 | E0 Low to DET High (E1 = 0) | | 0°C to +70°C -40°C to +85°C | | | 3.8 4.0 | | 4 |
| tshde | E1 High to DET Low (E0 = 1) | | 0°C to +70°C -40°C to +85°C | | | 1.2 1.7 | μδ | 4 |
| | E1 High to DET High (E0 = 1) | Switchhook Detect state $R_{\rm L} = 600 \Omega$, $R_{\rm G}$ open | 0°C to +70°C -40°C to +85°C | | | 3.8 4.0 | | |
| tshdd | E0 High to DET Low (E1 = 1) | (See Figure G) | 0°C to +70°C -40°C to +85°C | | | 1.1 1.6 | | |
| tshd0 | E0 Low to DET High (E1 = 1) | | 0°C to +70°C -40°C to +85°C | | | 3.8 4.0 | | |

SWITCHING WAVEFORMS

E1 to DET



E0 to DET



Note:

All delays measured at 1.4 V level.

Notes:

- 1. Unless otherwise noted, test conditions are BAT = -60~V, $V_{CC} = +5~V$, $V_{EE} = -5~V$, $R_L = 600~\Omega$, $C_{HP} = 0.33~\mu F$, $R_{DC1} = R_{DC2} = 31.25~k\Omega$, $C_{DC} = 0.1~\mu F$, $R_D = 51.1~k\Omega$, no fuse resistors, two-wire AC output impedance programming impedance (Z_T) = $600~k\Omega$ resistive, receive input summing impedance (Z_{RX}) = $300~k\Omega$ resistive. (See Table 2 for component formulas.)
- 2. Overload level is defined when THD = 1%.
- 3. Balance return signal is the signal generated at V_{TX} by V_{RX} . This specification assumes that the two-wire AC load impedance matches the impedance programmed by Z_T .
- 4. Not tested in production. This parameter is guaranteed by characterization or correlation to other tests.
- 5. These tests are performed with a longitudinal impedance of 90 Ω and metallic impedance of 300 Ω for frequencies below 12 kHz and 135 Ω for frequencies greater than 12 kHz. These tests are extremely sensitive to circuit board layout. Please refer to application notes for details.
- 6. This parameter is tested at 1 kHz in production. Performance at other frequencies is guaranteed by characterization.
- 7. When the SLIC is in the Anti-Sat 2 operating region, this parameter is degraded. The exact degradation depends on system design. The Anti-Sat 2 region occurs at high loop resistances when $|V_{BAT}| |V_{AX} V_{BX}|$ is less than approximately 15 V.
- 8. "Midpoint" is defined as the connection point between two 300 Ω series resistors connected between A(TIP) and B(RING).
- 9. Fundamental and harmonics from 256 kHz switch regulator chopper are not included.


Table 1. SLIC Decoding

| | | | | | DET Output | | | |
|-------|----|----|----|--------------------------|---------------|------------|--|--|
| State | C3 | C2 | C1 | Two-Wire Status | E1 = 0 | E1 = 1 | | |
| 0 | 0 | 0 | 0 | Open Circuit | Ring trip | Ring trip | | |
| 1 | 0 | 0 | 1 | Ringing | Ring trip | Ring trip | | |
| 2 | 0 | 1 | 0 | Active | Loop detector | Ground key | | |
| 3 | 0 | 1 | 1 | On-hook TX (OHT) | Loop detector | Ground key | | |
| 4 | 1 | 0 | 0 | Tip Open | Loop detector | _ | | |
| 5 | 1 | 0 | 1 | Reserved | Loop detector | _ | | |
| 6 | 1 | 1 | 0 | Active Polarity Reversal | Loop detector | Ground key | | |
| 7 | 1 | 1 | 1 | OHT Polarity Reversal | Loop detector | Ground key | | |

Table 2. User-Programmable Components

| $Z_{\rm T} = 1000(Z_{\rm 2WIN} - 2R_{\rm F})$ | Where Z_T is connected between the VTX and RSN pins. The fuse resistors are R_F , and Z_{2WIN} is the desired 2-wire AC input impedance. When computing Z_T , the internal current amplifier pole and any external stray capacitance between VTX and RSN must be taken into account. |
|--|--|
| $Z_{\rm RX} = \frac{Z_{\rm L}}{G_{42\rm L}} \bullet \frac{1000 \bullet Z_{\rm T}}{Z_{\rm T} + 1000(Z_{\rm L} + 2R_{\rm F})}$ | Where Z_{RX} is connected from V_{RX} to the RSN pin, Z_T is defined above, G_{42L} is the desired receive gain, and Z_L is the 2-wire load impedance. |
| $R_{DC1} + R_{DC2} = \frac{2500}{I_{FEED}}$ | Where R_{DC1} , R_{DC2} , and C_{DC} form the network $C_{DC} = (1.5 \text{ ms})(R_{DC1} + R_{DC2})/(R_{DC1} \bullet R_{DC2})$ connected to the RDC pin. R_{DC1} and R_{DC2} are approximately equal. |
| $R_{\rm D} = \frac{365}{I_{\rm T}}, \qquad C_{\rm D} = \frac{0.5 \text{ ms}}{R_{\rm D}}$ | Where R_D and C_D form the network connected from RD to -5 V and I_T is the threshold current between on hook and off hook. |

DC FEED CHARACTERISTICS



 $V_{BAT} = 62.3 \text{ V}$ $R_{DC} = 62.5 \text{ k}\Omega$

Active state **OHT** state

Notes:

1. Constant-current region:

Active state, $I_L = \frac{2500}{R_{DC}}$

OHT state, $I_L = \frac{1}{2} \bullet \frac{2500}{R_{DC}}$

2. Anti-sat cut-in:

$$V_{AB} = 46 \, V,$$

$$|V_{BAT}| \ge 58.9 \text{ V}$$

$$V_{AB} = 1.087 |V_{BAT}| - 18.017, |V_{BAT}| < 58.9 \text{ V}$$

$$|V_{PAT}| < 58.9 \text{ V}$$

3. Open Circuit voltage:

$$V_{AB} = 51.23 \text{ V},$$

$$|V_{BAT}| \ge 61.5 \text{ V}$$

$$V_{AB} = 1.073 |V_{BAT}| - 14.72,$$

$$|V_{BAT}| < 61.5 \text{ V}$$

4. Anti-sat 1 region:


$$V_{AB} = 51.23 - I_L \frac{R_{DC}}{488.3}$$

5. Anti-sat 2 region:

$$V_{AB} = 1.073 |V_{BAT}| - 14.72 - I_L \frac{R_{DC}}{1071}$$


a. V_A–V_B (V_{AB}) Voltage vs. Loop Current (Typical)

DC FEED CHARACTERISTICS (continued)



 $V_{BAT} = 62.3 \text{ V}$ $R_{DC} = 62.5 \text{ k}\Omega$

b. Loop Current vs. Load Resistance (Typical)




Feed current programmed by R_{DC1} and R_{DC2}

c. Feed Programming


Figure 1. DC Feed Characteristics

TEST CIRCUITS



A. Two- to Four-Wire Insertion Loss


B. Four- to Two-Wire Insertion Loss and Balance Return Signal




C. Longitudinal Balance

D. Two-Wire Return Loss Test Circuit


TEST CIRCUITS (continued)




E. Single-Frequency Noise



F. Ground-Key Detection



G. Loop-Detector Switching



H. Ground-Key Switching

REVISION SUMMARY

Revision A to Revision B

• Minor changes were made to the data sheet style and format to conform to AMD standards.

Revision B to Revision C

- In Pin Description table, inserted/changed TP pin description to: "Thermal pin. Connection for heat dissipation. Internally connected to substrate (QBAT). Leave as open circuit or connected to QBAT. In both cases, the TP pins can connect to an area of copper on the board to enhance heat dissipation."
- Minor changes were made to the data sheet style and format to conform to AMD standards.

Trademarks

Copyright © 1998 Advanced Micro Devices, All rights reserved.

AMD, the AMD logo and combinations thereof are trademarks of Advanced Micro Devices, Inc.

Product names used in this publication are for identification purposes only and may be trademarks of their respective companies.



PRELIMINARY

T-49-17-15

Count Registers

Each of the three timers has a 16-bit count register. The contents of this register may be read or written by the processor at any time. If the register is written into while the timer is counting, the new value will take effect in the current count cycle.

The count registers should be programmed before attempting to use the timers, since they are not automatically initialized to zero.

Max Count Registers

Timers 0 and 1 have two MAX COUNT registers, while Timer 2 has a single MAX COUNT register. These contain the number of events the timer will count. In timers 0 and 1, the MAX COUNT register used can alternate between the two MAX COUNT values whenever the current maximum count is reached. A timer resets when the timer count register equals the MAX COUNT value being used. If the timer count register or the MAX COUNT register is changed so that the MAX COUNT is less than the timer count the timer does not immediately reset. Instead, the timer counts up to 0FFFFH, "wraps around" to zero, counts up to the MAX COUNT value, and then resets.

Timers and Reset

Upon RESET, the Timers will perform the following actions:

- All EN (Enable) bits are reset preventing timer counting.
- For Timers 0 and 1, the RIU bits are reset to zero and the ALT bits are set to one. This results in the Timer Out pins going High.
- The contents of the count registers are indeterminate.

INTERRUPT CONTROLLER

The 80C186 can receive interrupts from a number of sources, both internal and external. The internal interrupt controller serves to merge these requests on a priority basis, for individual service by the CPU.

Internal interrupt sources (Timers and DMA channels) can be disabled by their own control registers or by mask bits within the interrupt controller. The 80C186 interrupt controller has its own control register that sets the mode of operation for the controller.

The interrupt controller will resolve priority among requests that are pending simultaneously. Nesting is provided so interrupt service routines for lower priority interrupts may themselves be interrupted by higher priority interrupts. A block diagram of the interrupt controller is shown in Figure 19.

The 80C186 has a special slave mode in which the internal interrupt controller acts as a slave to an external master. The controller is programmed into this mode by setting bit 14 in the peripheral control block relocation register (see Slave Mode section).

MASTER MODE OPERATION

Interrupt Controller External Interface

Five pins are provided for external interrupt sources. One of these pins is NMI, the non-maskable interrupt. NMI is generally used for unusual events such as power-fall interrupts. The other four pins may be configured in any of the following ways:

- As four interrupt lines with internally generated interrupt vectors.
- As an interrupt line and interrupt acknowledge line pair (cascade mode) with externally generated interrupt vectors plus two interrupt input lines with internally generated vectors.
- As two pairs of interrupt/interrupt acknowledge lines (cascade mode) with externally generated interrupt vectors.

External sources in the cascade mode use externally generated interrupt vectors. When an interrupt is acknowledged, two INTA cycles are initiated and the vector is read into the 80C 186 on the second cycle. The capability to interface to external 82C59A programmable interrupt controllers is provided when the inputs are configured in cascade mode.

Interrupt Controller Modes of Operation

The basic modes of operation of the interrupt controller in master mode are similar to the 82C59A. The interupt controller responds identically to internal interrupts in all three modes; the difference is only in the interpretation of function of the four external interrupt pins. The interrupt controller is set into one of these three modes by programming the correct bits in the INTO and INT1 control registers. The modes of interrupt controller operation are as follows:

Fully Nested Mode

When in the fully nested mode four pins are used as direct interrupt requests as in Figure 20. The vectors for these four inputs are generated internally. An in-service bit is provided for every interrupt source. If a lower-priority device requests an interrupt while the in-service bit (IS) is set, no interrupt will be generated by the interrupt controller. In addition, if another interrupt request occurs from the same interrupt source while the in-service bit is set, no interrupt will be generated by the interrupt controller. This allows interrupt service routines to operate




Figure 19. Interrupt Controller Block Diagram


13087D-020

Master Mode Features

Programmable Priority

The user can program the interrupt sources into any of eight different priority levels. The programming is done by placing a 3-bit priority level (0–7) in the control register of each interrupt source. (A source with a priority level of 4 has higher priority over all priority levels from 5 to 7. Priority registers containing values lower than 4 have greater priority.) All interrupt sources have preprogrammed default priority levels (see Table 3).

If two requests with the same programmed priority level are pending at once, the priority ordering scheme shown in Table 3 is used. If the serviced interrupt routine reenables interrupts, it allows other interrupt requests to be serviced.



13087D-021

Figure 20. Fully Nested (Direct) Mode Interrupt Controller Connections

SWITCHING CHARACTERISTICS (continued)

Ready, Peripheral, and Queue Status Timings


Ta = 0°C to +70°C, $V\infty = 5 \text{ V} \pm 10\%$ except $V\infty = 5 \text{ V} \pm 5\%$ at f > 12.5 MHz

| _ | | | Preliminary | | | | | | | | |
|-----|---------------------|---|-------------|---------|-------|----------|-----------|----------|----------|-----|--|
| | | | 800 | 186 | 80C | 186-12 | 80C186-16 | | 80C18620 | | |
| No | Symbol | Parameter | Min | Max | Min | Max | Min | Max | Min | Max | Unit |
| 800 | 2186 Rea | dy and Peripheral Timin | g Requi | rementa | , | | | | | | |
| 47 | t _{savc} . | Synchronous Ready (SRDY) Transition Setup Time ⁽¹⁾ | 15 | | 15 | | 15 | | 10 | | ns |
| 48 | tousay | SRDY Transition Hold Time(1) | 15 | | 15 | | 15 | | 10 | | ns |
| 49 | tarych , | ARDY Resolution Transition Setup Time ⁽²⁾ | 15 | | 15 | | 15 | | 10 | | ns |
| 50 | tclarx | ARDY Active Hold Time(1) | 15 | | 15 | | 15 | | 10 | | ns |
| 51 | tarychi. | ARDY Inactive Holding Time | 15 | | 15 | | 15 | | 10 | | ns |
| 52 | t ARYLOL | Asynchronous Ready (ARDY) Setup Time(1) | 25 | | 25 | | 25 | | 20 | | ns |
| 53 | t _{INVCH} | INTx, NMI, TEST/BUSY, TMR IN Setup Time(2) | 15 | | 15 | | 15 | | 15 | | ns |
| 54 | tinvaL | DRQ0, DRQ1, Setup Time ⁽²⁾ | 15 | | 15 | | 15 | | 15 | | ns |
| 80C | 186 Peri | pheral and Queue Statu | s Timing | Respor | 150\$ | L | 1 | <u> </u> | | | 110 |
| 55 | tcltmy | Timer Output Delay | | 40 | | 33 | T | 27 | | 25 | ns |
| 56 | t _{cHosv} | Queue Status Delay | | 37 | | 32 | | 30 | | 23 | ns |

All timings are measured at 1.5 V and 100 pF loading on CLKOUT unless otherwise noted. All output test conditions are with C_L = 50–200 pF (10 MHz) and C_L = 50–100 pF (12.5–20 MHz). For AC tests, input V_R = 0.45 V and V_{H} = 2.4 V except at X_1 where V_{H} = V_{CO} = 0.5 V.


Notes: 1. To guarantee proper operation.
2. To guarantee recognition at clock edge.

Synchronous Ready (SRDY) Waveforms



T-49-17-15

Asynchronous Ready (ARDY) Waveforms



Peripheral and Queue Status Waveforms

