
CY7C138V/144V/006V/007V PRELIMINARY CY7C139V/145V/016V/017V

3.3V 4K/8K/16K/32K x 8/9 **Dual-Port Static RAM**

Features

- · True Dual-Ported memory cells which allow simultaneous access of the same memory location
- 4K/8K/16K/32K x 8 organizations (CY7C0138V/144V/ 006V/007V)
- 4K/8K/16K/32K x 9 organizations (CY7C0139V/145V/ 016V/017V)
- 0.35-micron CMOS for optimum speed/power
- High-speed access: 15^[1]/20/25 ns
- · Low operating power
 - Active: I_{CC} = 115 mA (typical)
 - Standby: $I_{SB3} = 10 \mu A$ (typical)

- · Fully asynchronous operation
- · Automatic power-down
- Expandable data bus to 16/18 bits or more using Master/ Slave chip select when using more than one device
- · On-chip arbitration logic
- · Semaphores included to permit software handshaking between ports
- INT flag for port-to-port communication
- · Pin select for Master or Slave
- Commercial and Industrial Temperature Ranges
- Available in 68-pin PLCC (all), 64-pin TQFP (7C006V &
- Pin-compatible and functionally equivalent to IDT70V05, 70V06, and 70V07.



- Call for availability $I/O_0-I/O_7$ for x8 devices; $I/O_0-I/O_8$ for x9 devices.
- A₀–A₁₁ for 4K devices; A₀–A₁₂ for 8K devices; A₀–A₁₃ for 16K devices; A₀–A₁₄ for 32K devices. BUSY is an output in master mode and an input in slave mode.

For the most recent information, visit the Cypress web site at www.cypress.com




Functional Description

The CY7C138V/144V/006V/007V and CY7C139V/145V/016V/017V are low-power CMOS 4K, 8K, 16K, and 32K x8/9 dual-port static RAMs. Various arbitration schemes are included on the devices to handle situations when multiple processors access the same piece of data. Two ports are provided, permitting independent, asynchronous access for reads and writes to any location in memory. The devices can be utilized as standalone 8/9-bit dual-port static RAMs or multiple devices can be combined in order to function as a 16/18-bit or wider master/slave dual-port static RAM. An M/S pin is provided for implementing 16/18-bit or wider memory applications without the need for separate master and slave devices or additional discrete logic. Application areas include interprocessor/multi-

processor designs, communications status buffering, and dual-port video/graphics memory.

Each port has independent control pins: Chip Enable (\overline{CE}) , Read or Write Enable (R/\overline{W}) , and Output Enable (\overline{OE}) . Two flags are provided on each port (\overline{BUSY}) and \overline{INT} . \overline{BUSY} signals that the port is trying to access the same location currently being accessed by the other port. The Interrupt flag (\overline{INT}) permits communication between ports or systems by means of a mail box. The semaphores are used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphore logic is comprised of eight shared latches. Only one side can control the latch (semaphore) at any time. Control of a semaphore indicates that a shared resource is in use. An automatic power-down feature is controlled independently on each port by a chip select (\overline{CE}) pin.


Pin Configurations




- I/O_{8R} on the CY7C139V.
- I/O_{8L} on the CY7C13V9.



Pin Configurations (continued)




64-Pin TQFP Top View




- 7. I/O_{8R} on the CY7C145V.
- 8. I/O_{8L} on the CY7C145V.



Pin Configurations (continued)






- 9. I/O for CY7C016V and CY7C017V only.
 10. Address line for CY7C007V and CY7C01V7 only.



Pin Configurations (continued)





Selection Guide

	CY7C138V/144V/006V/007V CY7C139V/145V/016V/017V -15 ^[1]		CY7C138V/144V/006V/007V CY7C139V/145V/016V/017V -25
Maximum Access Time (ns)	15	20	25
Typical Operating Current (mA)	125	120	115
Typical Standby Current for I _{SB1} (mA) (Both Ports TTL level)	35	35	30
	10 μΑ	10 μΑ	10 μΑ

Shaded areas contain advance information.

Pin Definitions

Left Port	Right Port	Description
CEL	CER	Chip Enable
R/W _L	R/W _R	Read/Write Enable
ŌĒL	ŌĒR	Output Enable
A _{0L} -A _{14L}	A _{0R} -A _{14R}	Address (A ₀ -A ₁₁ for 4K devices; A ₀ -A ₁₂ for 8K devices; A ₀ -A ₁₃ for 16K devices; A ₀ -A ₁₄ for 32K)
I/O _{0L} –I/O _{8L}	I/O _{0R} -I/O _{8R}	Data Bus Input/Output (I/O ₀ -I/O ₇ for x8 devices and I/O ₀ -I/O ₈ for x9)
SEML	SEMR	Semaphore Enable
ĪNT _L	ĪNT _R	Interrupt Flag
BUSYL	BUSYR	Busy Flag
M/S		Master or Slave Select
V _{CC}		Power
GND Grou		Ground
NC		No Connect

Maximum Ratings

(Above which the useful life may be impaired. For user guide-lines, not tested.)

Storage Temperature-65°C to +150°C

Ambient Temperature with

Power Applied-55°C to +125°C

Supply Voltage to Ground Potential-0.5V to +4.6V

DC Voltage Applied to

Outputs in High Z State-0.5V to V_{CC}+0.5V

DC Input Voltage^[11]-0.5V to V_{CC}+0.5V

Operating	Rar	nge

Range	Ambient Temperature	v _{cc}
Commercial	0°C to +70°C	$3.3V\pm300~\text{mV}$
Industrial	−40°C to +85°C	$3.3V\pm300~\text{mV}$

Static Discharge Voltage>2001V

Latch-Up Current>200 mA

Shaded areas contain advance information.

Note:

11. Pulse width < 20 ns.



Electrical Characteristics Over the Operating Range


			CY7C138V/144V/006V/007V CY7C139V/145V/016V/017V									
				-15 ^[1]			-20		-25			
Parameter	Description		Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
V _{OH}	Output HIGH Voltage (V _{CC} = 3.3V)		2.4			2.4			2.4			٧
V _{OL}	Output LOW Voltage				0.4		1	0.4			0.4	٧
V _{IH}	Input HIGH Voltage		2.0			2.0	1		2.0			٧
V_{IL}	Input LOW Voltage				8.0		1	0.8			0.8	٧
l _{OZ}	Output Leakage Current		-10		10	-10	1	10	-10		10	μА
Icc	Operating Current (V _{CC} = Max.,	Com'l.		125	185		120	175		115	165	mA
	I _{OUT} = 0 mA) Outputs Disabled	Indust.					140	195	1	135	185	mA
I _{SB1}	Standby Current (Both Ports TTL	Com'l.		35	50		35	45		30	40	mA
	Level) $\overline{CE}_L \& \overline{CE}_R \ge V_{IH}$, $f = f_{MAX}$	Indust.					45	55		40	50	mA
I _{SB2}	Standby Current (One Port TTL	Com'l.		80	120		75	110		65	95	mA
	Level) $\overline{CE}_L \mid \overline{CE}_R \ge V_{IH}$, $f = f_{MAX}$	Indust.					85	130		75	105	mA
I _{SB3}	Standby Current (Both Ports CMOS	Com'l.		10	500		10	500		10	500	μА
	Level) \overline{CE}_L & $\overline{CE}_R \ge V_{CC} - 0.2V$, $f = 0$	Indust.					10	500		10	500	μА
I _{SB4}	Standby Current (One Port CMOS Level) $\overline{CE}_L \mid \overline{CE}_R \ge V_{IH}$, $f = f_{MAX}^{[12]}$	Com'l.		75	105		70	95		60	80	mA
	Level) $\overline{CE}_L \mid \overline{CE}_R \ge V_{IH}$, $f = f_{MAX}^{[12]}$						80	105	1	70	90	mA

Shaded areas contain advance information.

Capacitance^[13]

Parameter	Description	Test Conditions	Max.	Unit
C _{IN}	Input Capacitance	T _A = 25°C, f = 1 MHz,	10	pF
C _{OUT}	Output Capacitance	$V_{CC} = 3.3V$	10	pF

AC Test Loads and Waveforms




(a) Normal Load (Load 1)

(b) ThéveninEquivalent (Load 1)

ALL INPUT PULSES

(c) Three-State Delay (Load 2) (Used for $t_{LZ},\,t_{HZ},\,t_{HZWE}\&\ t_{LZWE}$ including scope and jig)



- 12. $f_{MAX} = 1/t_{RC} = All$ inputs cycling at $f = 1/t_{RC}$ (except output enable). f = 0 means no address or control lines change. This applies only to inputs at CMOS level standby l_{SB3} .

 13. Tested initially and after any design or process changes that may affect these parameters.



Switching Characteristics Over the Operating Range^[14]

					I4V/006V I5V/016V			
		-1	5 ^[1]	-:	20	-:	25	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CYCLE								
t _{RC}	Read Cycle Time	15		20		25		ns
t _{AA}	Address to Data Valid		15		20		25	ns
t _{OHA}	Output Hold From Address Change	3		3		3		ns
t _{ACE} ^[15]	CE LOW to Data Valid		15		20		25	ns
t _{DOE}	OE LOW to Data Valid		10		12		13	ns
t _{LZOE} [16, 17, 18]	OE Low to Low Z	3		3		3		ns
t _{HZOE} [16, 17, 18]	OE HIGH to High Z		10		12		15	ns
t _{LZCE} [16, 17, 18]	CE LOW to Low Z	3		3		3		ns
t _{HZCE} [16, 17, 18]	CE HIGH to High Z		10		12		15	ns
t _{PU} ^[18]	CE LOW to Power-Up	0		0		0		ns
t _{PD} ^[18]	CE HIGH to Power-Down		15		20		25	ns
t _{ABE} [15]	Byte Enable Access Time		15		20		25	ns
WRITE CYCLE					1			
t _{WC}	Write Cycle Time	15		20		25		ns
t _{SCE} ^[15]	CE LOW to Write End	12		16		20		ns
t _{AW}	Address Valid to Write End	12		16		20		ns
t _{HA}	Address Hold From Write End	0		0		0		ns
t _{SA} ^[15]	Address Set-Up to Write Start	0		0		0		ns
t _{PWE}	Write Pulse Width	12		16		20		ns
t _{SD}	Data Set-Up to Write End	10		12		15		ns
t _{HD}	Data Hold From Write End	0		0		0		ns
t _{HZWE} [17, 18]	R/W LOW to High Z		10		12		15	ns
t _{LZWE} [17, 18]	R/W HIGH to Low Z	3		3		3		ns
t _{WDD} ^[19]	Write Pulse to Data Delay		30		40		50	ns
t _{DDD} ^[19]	Write Data Valid to Read Data Valid		25		30		35	ns
BUSY TIMING	[20]				1			
t _{BLA}	BUSY LOW from Address Match		15		20		20	ns
t _{BHA}	BUSY HIGH from Address Mismatch		15		20		20	ns
t _{BLC}	BUSY LOW from CE LOW		15		20		20	ns
t _{BHC}	BUSY HIGH from CE HIGH		15		16		17	ns
t _{PS}	Port Set-Up for Priority	5		5		5		ns
t _{WB}	R/W HIGH after BUSY (Slave)	0		0		0		ns
t _{WH}	R/W HIGH after BUSY HIGH (Slave)	13		15		17		ns

- 14. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified I_{O/}I_{OH} and 30-pF load capacitance.
 15. To access RAM, CE=L, SEM=H. To access semaphore, CE=H and SEM=L. Either condition must be valid for the entire t_{SCE} time.
 16. At any given temperature and voltage condition for any given device, t_{HZCE} is less than t_{LZCE} and t_{HZCE} is less than t_{LZCE}.

- At any given temperature and voltage condition of any given device, the conditions used are Load 3.
 Test conditions used are Load 3.
 This parameter is guaranteed but not tested. For information on port-to-port delay through RAM cells from writing port to reading port, refer to Read Timing with Busy waveform.
 For information on port-to-port delay through RAM cells from writing port to reading port, refer to Read Timing with Busy waveform.
 Test conditions used are Load 2.



Switching Characteristics Over the Operating Range^[14] (continued)


		-1	5 ^[1]	-:	20	-25		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Unit
t _{BDD} [21]	BUSY HIGH to Data Valid		15		20		25	ns
INTERRUPT TI	MING ^[20]				•	•	•	
t _{INS}	INT Set Time		15		20		20	ns
t _{INR}	INT Reset Time		15		20		20	ns
SEMAPHORE T	TIMING	•	•	•	•	•		
t _{SOP}	SEM Flag Update Pulse (OE or SEM)	10		10		12		ns
t _{SWRD}	SEM Flag Write to Read Time	5		5		5		ns
t _{SPS}	SEM Flag Contention Window	5		5		5		ns
t _{SAA}	SEM Address Access Time		15		20		25	ns

Data Retention Mode

The CY7C0138V/144V/006V/007V and CY7C139V/145V/ 016V/017V are designed with battery backup in mind. Data retention voltage and supply current are guaranteed over temperature. The following rules ensure data retention:

- 1. Chip enable (\overline{CE}) must be held HIGH during data retention, within V_{CC} to $V_{CC} - 0.2V$.
- 2. $\overline{\text{CE}}$ must be kept between V_{CC} 0.2V and 70% of V_{CC} during the power-up and power-down transitions.
- 3. The RAM can begin operation $>t_{RC}$ after V_{CC} reaches the minimum operating voltage (3.0 volts).

Timing



Parameter	Test Conditions ^[22]	Max.	Unit
ICC _{DR1}	@ VCC _{DR} = 2V	50	μΑ


Notes:

21. t_{BDD} is a calculated parameter and is the greater of t_{WDD} – t_{PWE} (actual) or t_{DDD} – t_{SD} (actual). 22. $CE = V_{CC}$, $V_{in} = GND$ to V_{CC} , $T_A = 25$ °C. This parameter is guaranteed but not tested.




Switching Waveforms


Read Cycle No. 1 (Either Port Address Access)^[23, 24, 25]



Read Cycle No .2 (Either Port $\overline{\text{CE}}/\overline{\text{OE}}$ Access)[23, 26, 27]




Read Cycle No. 3 (Either Port) [23, 25, 26, 27]




- 23. R/W is HIGH for read cycles. 24. Device is continuously selected $\overline{CE} = V_{|L}$. This waveform cannot be used for semaphore reads.
- 25. $\overline{OE} = V_{IL}$.
- Address valid prior to or coincident with \overline{CE} transition LOW. To access RAM, $\overline{CE} = V_{|L|}$, $\overline{SEM} = V_{|L|}$. To access semaphore, $\overline{CE} = V_{|H|}$, $\overline{SEM} = V_{|L|}$.



Write Cycle No. 1: R/\overline{W} Controlled Timing [28, 29, 30, 31]



Write Cycle No. 2: $\overline{\text{CE}}$ Controlled Timing [28, 29, 30, 35]




- 28. R/W must be HIGH during all address transitions.
 29. A write occurs during the overlap (t_{SCE} or t_{PWE}) of a LOW CE or SEM.
 30. t_{HA} is measured from the earlier of CE or R/W or (SEM or R/W) going HIGH at the end of write cycle.
 31. If OE is LOW during a R/W controlled write cycle, the write pulse width must be the larger of t_{PWE} or (t_{HZWE} + t_{SD}) to allow the I/O drivers to turn off and data to be placed on the bus for the required t_{SD}. If OE is HIGH during an R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified t_{PWE}.
- 32. To access RAM, CE = V_{IL}, SEM = V_{IH}.
 33. Transition is measured ±500 mV from steady state with a 5-pF load (including scope and jig). This parameter is sampled and not 100% tested.
- During this period, the I/O pins are in the output state, and input signals must not be applied.


 If the CE or SEM LOW transition occurs simultaneously with or after the RW LOW transition, the outputs remain in the high-impedance state.



Semaphore Read After Write Timing, Either Side^[36]




Timing Diagram of Semaphore Contention [37, 38, 39]




- 36. $\overline{CE} = HIGH$ for the duration of the above timing (both write and read cycle).
 37. $I/O_{OR} = I/O_{OL} = LOW$ (request semaphore); $\overline{CE}_R = \overline{CE}_L = HIGH$.
 38. Semaphores are reset (available to both ports) at cycle start.
 39. If t_{SPS} is violated, the semaphore will definitely be obtained by one side or the other, but which side will get the semaphore is unpredictable.



Timing Diagram of Read with BUSY (M/S=HIGH)[40]



Write Timing with Busy Input ($M/\overline{S}=LOW$)




Note:


40. $\overline{CE}_L = \overline{CE}_R = LOW$.




Busy Timing Diagram No.1 ($\overline{\text{CE}}$ Arbitration)^[41] $\overline{\text{CE}}_{\text{I}}$ Valid First:



Busy Timing Diagram No.2 (Address Arbitration)^[41] Left Address Valid First




Right Address Valid First:



^{41.} If t_{PS} is violated, the busy signal will be asserted on one side or the other, but there is no guarantee to which side \overline{BUSY} will be asserted.





- 42. t_{HA} depends on which enable pin $(\overline{CE}_L \text{ or } \underline{R}\overline{W}_L)$ is deasserted first.
- 43. t_{INS} or t_{INR} depends on which enable pin (\overline{CE}_L) or \overline{RW}_L is asserted last.



Architecture

The CY7C138V/144V/006V/007V and CY7C139V/145V/016V/017V consist of an array of 4K, 8K, 16K, and 32K words of 8 and 9 bits each of dual-port RAM cells, I/O and address lines, and control signals (\overline{CE} , \overline{OE} , $R\overline{W}$). These control pins permit independent access for reads or writes to any location in memory. To handle simultaneous writes/reads to the same location, a \overline{BUSY} pin is provided on each port. Two Interrupt (\overline{INT}) pins can be utilized for port-to-port communication. Two Semaphore (\overline{SEM}) control pins are used for allocating shared resources. With the \overline{MS} pin, the devices can function as a master (\overline{BUSY} pins are outputs) or as a slave (\overline{BUSY} pins are inputs). The devices also have an automatic power-down feature controlled by \overline{CE} . Each port is provided with its own output enable control (\overline{OE}), which allows data to be read from the device.

Functional Description

Write Operation

Data must be set up for a duration of t_{SD} before the rising edge of $R\overline{W}$ in order to guarantee a valid write. A write operation is controlled by either the $R\overline{W}$ pin (see Write Cycle No. 1 waveform) or the \overline{CE} pin (see Write Cycle No. 2 waveform). Required inputs for noncontention operations are summarized in *Table 1*.

If a location is being written to by one port and the opposite port attempts to read that location, a port-to-port flowthrough delay must occur before the data is read on the output; otherwise the data read is not deterministic. Data will be valid on the port $t_{\rm DDD}$ after the data is presented on the other port.

Read Operation

When reading the device, the user must assert both the \overline{OE} and \overline{CE} pins. Data will be available t_{ACE} after \overline{CE} or t_{DOE} after \overline{OE} is asserted. If the user wishes to access a semaphore flag, then the \overline{SEM} pin must be asserted instead of the \overline{CE} pin, and \overline{OE} must also be asserted.

Interrupts

The upper two memory locations may be used for message passing. The highest memory location (FFF for the CY7C138V/9V, 1FFF for the CY7C144V/5V, 3FFF for the CY7C006V/16V, 7FFF for the CY7C007V/17V) is the mailbox for the right port and the second-highest memory location (FFE for the CY7C138V/9V, 1FFE for the CY7C144V/5V, 3FFE for the CY7C006V/16V, 7FFE for the CY7C007V/17V) is the mailbox for the left port. When one port writes to the other port's mailbox, an interrupt is generated to the owner. The interrupt is reset when the owner reads the contents of the mailbox. The message is user-defined.

Each port can read the other port's mailbox without resetting the interrupt. The active state of the busy signal (to a port) prevents the port from setting the interrupt to the winning port. Also, an active busy to a port prevents that port from reading its own mailbox and, thus, resetting the interrupt to it. If an application does not require message passing, do not connect the interrupt pin to the processor's interrupt request input pin. The operation of the interrupts and their interaction with Busy are summarized in *Table 2*.

Busy

The CY7C138V/144V/006V/007V and CY7139V/145V/016V/017V provide on-chip arbitration to resolve simultaneous memory location

access (contention). If both ports' \overline{CE} s are asserted and an address match occurs within t_{PS} of each other, the busy logic will determine which port has access. If t_{PS} is violated, one port will definitely gain permission to the location, but it is not predictable which port will get that permission. \overline{BUSY} will be asserted t_{BLA} after an address match or t_{BLC} after \overline{CE} is taken LOW.

Master/Slave

An M/ \overline{S} pin is provided in order to expand the word width by configuring the device as either a master or a slave. The \overline{BUSY} output of the master is connected to the \overline{BUSY} input of the slave. This will allow the device to interface to a master device with no external components. Writing to slave devices must be delayed until after the \overline{BUSY} input has settled (t_{BLC} or t_{BLA}), otherwise, the slave chip may begin a write cycle during a contention situation. When tied HIGH, the $\overline{M/S}$ pin allows the device to be used as a master and, therefore, the \overline{BUSY} line is an output. \overline{BUSY} can then be used to send the arbitration outcome to a slave.

Semaphore Operation

The CY7C138V/144V/006V/007V and CY7C139V/145V/ 016V/017V provide eight semaphore latches, which are separate from the dual-port memory locations. Semaphores are used to reserve resources that are shared between the two ports. The state of the semaphore indicates that a resource is in use. For example, if the left port wants to request a given resource, it sets a latch by writing a zero to a semaphore location. The left port then verifies its success in setting the latch by reading it. After writing to the semaphore, SEM or OE must be deasserted for t_{SOP} before attempting to read the semaphore. The semaphore value will be available $t_{SWRD} + t_{DOE}$ after the rising edge of the semaphore write. If the left port was successful (reads a zero), it assumes control of the shared resource, otherwise (reads a one) it assumes the right port has control and continues to poll the semaphore. When the right side has relinquished control of the semaphore (by writing a one), the left side will succeed in gaining control of the semaphore. If the left side no longer requires the semaphore, a one is written to cancel its request.

Semaphores are accessed by asserting $\overline{\text{SEM}}$ LOW. The $\overline{\text{SEM}}$ pin functions as a chip select for the semaphore latches ($\overline{\text{CE}}$ must remain HIGH during $\overline{\text{SEM}}$ LOW). A₀₋₂ represents the semaphore address. $\overline{\text{OE}}$ and RW are used in the same manner as a normal memory access. When writing or reading a semaphore, the other address pins have no effect.

When writing to the semaphore, only $\rm I/O_0$ is used. If a zero is written to the left port of an available semaphore, a one will appear at the same semaphore address on the right port. That semaphore can now only be modified by the side showing zero (the left port in this case). If the left port now relinquishes control by writing a one to the semaphore, the semaphore will be set to one for both sides. However, if the right port had requested the semaphore (written a zero) while the left port had control, the right port would immediately own the semaphore as soon as the left port released it. *Table 3* shows sample semaphore operations.

When reading a semaphore, all data lines output the semaphore value. The read value is latched in an output register to prevent the semaphore from changing state during a write from the other port. If both ports attempt to access the semaphore within $t_{\rm SPS}$ of each other, the semaphore will definitely be obtained by one side or the other, but there is no guarantee which side will control the semaphore.



Table 1. Non-Contending Read/Write

	Inp	outs		Outputs		
CE	R/W	ŌĒ	SEM	I/O ₀ -I/O ₈	O peration	
Н	Х	Х	Н	High Z	Deselected: Power-Down	
Н	Н	L	L	Data Out	Read Data in Semaphore Flag	
X	Х	Н	Х	High Z	I/O Lines Disabled	
Н	7	Х	L	Data In	Write into Semaphore Flag	
L	Н	L	Н	Data Out	Read	
L	L	Х	Н	Data In	Write	
L	Х	Х	L		Not Allowed	

Table 2. Interrupt Operation Example (assumes $\overline{BUSY}_L = \overline{BUSY}_R = HIGH$)

	Left Port Right Port									
Function	R/W _L	CEL	OEL	A _{0L-14L}	INT	R/W _R	CER	OE _R	A _{0R-14R}	ĪNT _R
Set Right INT _R Flag	L	L	Х	FFF ^[46]	Х	Х	Х	Х	Х	L ^[45]
Reset Right INT _R Flag	Х	Х	Х	Х	Х	Х	L	L	FFF ^[46]	H ^[44]
Set Left INT _L Flag	Х	Х	Х	Х	L ^[44]	L	L	Х	1FFE ^[46]	Х
Reset Left INT _L Flag	Х	L	L	1FFE ^[46]	H ^[45]	Х	Х	Х	Х	Х

Table 3. Semaphore Operation Example

Function	I/O ₀ -I/O ₈ Left	I/O ₀ -I/O ₈ Right	Status
No action	1	1	Semaphore free
Left port writes 0 to semaphore	0	1	Left Port has semaphore token
Right port writes 0 to semaphore	0	1	No change. Right side has no write access to semaphore
Left port writes 1 to semaphore	1	0	Right port obtains semaphore token
Left port writes 0 to semaphore	1	0	No change. Left port has no write access to semaphore
Right port writes 1 to semaphore	0	1	Left port obtains semaphore token
Left port writes 1 to semaphore	1	1	Semaphore free
Right port writes 0 to semaphore	1	0	Right port has semaphore token
Right port writes 1 to semaphore	1	1	Semaphore free
Left port writes 0 to semaphore	0	1	Left port has semaphore token
Left port writes 1 to semaphore	1	1	Semaphore free

- Note:

 44. If BUSY_R = L, then no change.

 45. If BUSY_L = L, then no change.

 46. See Functional Description for specific addresses by device part number.



Ordering Information

Package Availability Guide

Device	Organization	68-Pin PLCC	64-Pin TQFP
CY7C138V	4K x 8	X	
CY7C139V	4K x 9	X	
CY7C144V	8K x 8	X	Х
CY7C145V	8K x 9	X	
CY7C006V	16K x 8	X	Х
CY7C016V	16K x 9	X	
CY7C007V	32K x 8	X	
CY7C017V	32K x 9	X	

4K x8 3.3V Asynchronous Dual-Port SRAM

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
15 ^[1]	CY7C138V-15JC	J81	68-Pin Plastic Leaded Chip Carrier	Commercial
20	CY7C138V-20JC	J81	68-Pin Plastic Leaded Chip Carrier	Commercial
	CY7C138V-20JI	J81	68-Pin Plastic Leaded Chip Carrier	Industrial
25	CY7C138V-25JC	J81	68-Pin Plastic Leaded Chip Carrier	Commercial
	CY7C138V-25JI	J81	68-Pin Plastic Leaded Chip Carrier	Industrial

Shaded areas contain advance information.

4K x9 3.3V Asynchronous Dual-Port SRAM

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
15 ^[1]	CY7C139V-15JC	J81	68-Pin Plastic Leaded Chip Carrier	Commercial
20	CY7C139V-20JC	J81	68-Pin Plastic Leaded Chip Carrier	Commercial
	CY7C139V-20JI	J81	68-Pin Plastic Leaded Chip Carrier	Industrial
25	CY7C139V-25JC	J81	68-Pin Plastic Leaded Chip Carrier	Commercial
	CY7C139V-25JI	J81	68-Pin Plastic Leaded Chip Carrier	Industrial

Shaded areas contain advance information.

8K x8 3.3V Asynchronous Dual-Port SRAM

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
15 ^[1]	CY7C144V-15AC	A65	64-Pin Thin Quad Flat Pack	Commercial
	CY7C144V-15JC	J81	68-Pin Plastic Leaded Chip Carrier	
20	CY7C144V-20AC	A65	64-Pin Thin Quad Flat Pack	Commercial
	CY7C144V-20JC	J81	68-Pin Plastic Leaded Chip Carrier	
	CY7C144V-20AI	A65	64-Pin Thin Quad Flat Pack	Industrial
	CY7C144V-20JI	J81	68-Pin Plastic Leaded Chip Carrier	
25	CY7C144V-25AC	A65	64-Pin Thin Quad Flat Pack	Commercial
	CY7C144V-25JC	J81	68-Pin Plastic Leaded Chip Carrier	
	CY7C144V-25Al	A65	64-Pin Thin Quad Flat Pack	Industrial
	CY7C144V-25JI	J81	68-Pin Plastic Leaded Chip Carrier	

Shaded areas contain advance information.



Ordering Information (continued)

8K x9 3.3V Asynchronous Dual-Port SRAM

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
15 ^[1]	CY7C145V-15JC	J81	68-Pin Plastic Leaded Chip Carrier	Commercial
20	CY7C145V-20JC	J81	68-Pin Plastic Leaded Chip Carrier	Commercial
	CY7C145V-20JI	J81	68-Pin Plastic Leaded Chip Carrier	Industrial
25	CY7C145V-25JC	J81	68-Pin Plastic Leaded Chip Carrier	Commercial
	CY7C145V-25JI	J81	68-Pin Plastic Leaded Chip Carrier	Industrial

Shaded areas contain advance information.

16K x8 3.3V Asynchronous Dual-Port SRAM

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
15 ^[1]	CY7C006V-15AC	A65	64-Pin Thin Quad Flat Pack	Commercial
	CY7C006V-15JC	J81	68-Pin Plastic Leaded Chip Carrier	Commercial
20	CY7C006V-20AC	A65	64-Pin Thin Quad Flat Pack	Commercial
	CY7C006V-20JC	J81	68-Pin Plastic Leaded Chip Carrier	
	CY7C006V-20AI	A65	64-Pin Thin Quad Flat Pack	Industrial
	CY7C006V-20JI	J81	68-Pin Plastic Leaded Chip Carrier	
25	CY7C006V-25AC	A65	64-Pin Thin Quad Flat Pack	Commercial
	CY7C006V-25JC	J81	68-Pin Plastic Leaded Chip Carrier	
	CY7C006V-25AI	A65	64-Pin Thin Quad Flat Pack	Industrial
	CY7C006V-25JI	J81	68-Pin Plastic Leaded Chip Carrier	

Shaded areas contain advance information.

16K x9 3.3V Asynchronous Dual-Port SRAM

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
15 ^[1]	CY7C016V-15JC	J81	68-Pin Plastic Leaded Chip Carrier	Commercial
20	CY7C016V-20JC	J81	68-Pin Plastic Leaded Chip Carrier	Commercial
	CY7C016V-20JI	J81	68-Pin Plastic Leaded Chip Carrier	Industrial
25	CY7C016V-25JC	J81	68-Pin Plastic Leaded Chip Carrier	Commercial
	CY7C016V-25JI	J81	68-Pin Plastic Leaded Chip Carrier	Industrial

Shaded areas contain advance information.

32K x8 3.3V Asynchronous Dual-Port SRAM

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
15 ^[1]	CY7C007V-15JC	J81	68-Pin Plastic Leaded Chip Carrier	Commercial
20 CY7C	CY7C007V-20JC	J81	68-Pin Plastic Leaded Chip Carrier	Commercial
	CY7C007V-20JI	J81	68-Pin Plastic Leaded Chip Carrier	Industrial
25	CY7C007V-25JC	J81	68-Pin Plastic Leaded Chip Carrier	Commercial
	CY7C007V-25JI	J81	68-Pin Plastic Leaded Chip Carrier	Industrial

Shaded areas contain advance information.



Ordering Information (continued)

32K x9 3.3V Asynchronous Dual-Port SRAM


Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
15 ^[1]	CY7C017V-15JC	J81	68-Pin Plastic Leaded Chip Carrier	Commercial
20	CY7C017V-20JC	J81	68-Pin Plastic Leaded Chip Carrier	Commercial
	CY7C017V-20JI	J81	68-Pin Plastic Leaded Chip Carrier	Industrial
25	CY7C017V-25JC	J81	68-Pin Plastic Leaded Chip Carrier	Commercial
	CY7C017V-25JI	J81	68-Pin Plastic Leaded Chip Carrier	Industrial

Shaded areas contain advance information.

Document #: 38-00677-B

Package Diagrams


64-Lead Thin Plastic Quad Flat Pack (14 x 14 x 1.4 mm) A65





Package Diagrams (continued)

68-Lead Plastic Leaded Chip Carrier J81





CY7C036 Dual Port Design Consideration – Data Sheet Addendum

This design consideration applies to the Internal Power-On-Reset (POR) circuit used on the CY7C036 and its derivatives listed below.

Power supply ramp—The devices will function properly and meet all data sheet specifications if the power supply ramp rate is greater than 100 ns. If ramp is less than 100 ns, you may see a non-destructive failure in which the device will not respond to changes in address or clock, but the I/Os will respond to the output enable.

Applications consideration—If the power supply ramps in less than 100 ns, a small resistor ($20{-}50\Omega$), a large capacitor, or an RC network can be connected at the output of the power supply to ground. The addition of a resistor will help clean up the power lines, while the capacitor will slow down the ramp rate without the loss of any power. Contact your local Cypress FAE for assistance as needed.

Troubleshooting—If a problem occurs with the part, power down the device to ground and then power up again at slower

ramp rate (greater than 100 ns) in order to confirm that the problem might be due to the POR circuit. If the dual-port functions properly once the ramp rate is slowed to 100 ns or greater, then the POR circuit is at fault.

Applicable devices—All speed/package/temperature combinations of the following:

- CY7C138V
- CY7C139V
- CY7C144V
- CY7C145V
- CY7C006V
- CY7C016V
- CY7C007V
- CY7C017V

Cypress design change—Cypress design team has identified the root cause. A permanent circuit change and die revision will be available beginning in October and will be identified by the letter "A" in the part number.