16K (2K x 8)

PCMCIA

Features

- **Ideal Rewriteable Attribute Memory**
- Simple Write Operation

Self-Timed Byte Writes

On-chip Address and Data Latch for SRAM-like Write Operation

Fast Write Cycle Time - 1 ms

5-Volt-Only Nonvolatile Writes

End of Write Detection RDY/BUSY Output **DATA** Polling

High Reliability

Endurance: 100,000 Write Cycles Data Retention: 10 Years Minimum

- Very Low Power

30 mA Active Current 100 μA Standby Current

Nonvolatile Single 5-Volt Supply for Read and Write **Attribute** Memory

Description

The AT28C16-T is the ideal nonvolatile attribute memory: it is a low power, 5-volt-only byte writeable nonvolatile memory (E²PROM). Standby current is typically less than 100 μA. The AT28C16-T is written like a Static RAM, eliminating complex programming algorithms. The fast write cycle times of 1 ms, allow quick card reconfiguration in-system. Data retention is specified as 10 years minimum, precluding the necessity for batteries. Three access times have been specified to allow for varying layers of buffering between the memory and the PCMCIA interface.

The AT28C16-T is accessed like a Static RAM for read and write operations. During a byte write, the address and data are latched internally. Following the initiation of a write cycle, the device will go to a busy state and automatically write the latched data using an internal control timer. The device provides two methods for detecting the end of a write cycle; the RDY/BUSY output and DATA polling of I/O7.

Pin Configurations

Pin Name	Function
A0 - A10	Addresses
Œ	Chip Enable
ŌĒ	Output Enable
WE	Write Enable
1/00 - 1/07	Data Inputs/Outputs
RDY/BSY	Ready/Busy Output
NC	No Connect

TSOP Top View


NC A8 WE RDY/BUSY A7 A5 A3	OE	28 27 D A10 26 25 D VO7 24 23 D VO5 22 21 D VO3 20 19 D VO0 18 17 D VO0 16 15 D A1	CE 1/06 1/04 GND 1/01 A0
A3	4		A2



2-115



Block Diagram



Absolute Maximum Ratings*

Temperature Under Bias55°C to +125°C
Storage Temperature65°C to +125°C
All Input Voltages (including N.C. Pins) with Respect to Ground
All Output Voltages with Respect to Ground0.6 V to Vcc +0.6 V
Voltage on $\overline{\text{OE}}$ and A9 with Respect to Ground0.6 V to +13.5 V

*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Device Operation

READ: The AT28C16-T is accessed like a Static RAM. When \overline{CE} and \overline{OE} are low and \overline{WE} is high, the data stored at the memory location determined by the address pins is asserted on the outputs. The outputs are put in a high impedance state whenever \overline{CE} or \overline{OE} is high. This dual-line control gives designers increased flexibility in preventing bus contention.

BYTE WRITE: Writing data into the AT28C16-T is similar to writing into a Static RAM. A low pulse on \overline{WE} or \overline{CE} input with \overline{OE} high and \overline{CE} or \overline{WE} low (respectively) initiates a byte write. The address is latched on the falling edge of \overline{WE} or \overline{CE} (whichever occurs last) and the data is latched on the rising edge of \overline{WE} or \overline{CE} (whichever occurs first). Once a byte write is started it will automatically time itself to completion. For the AT28C16-T the write cycle time is 1 ms maximum. Once a programming operation has been initiated and for the duration of twc, a read operation will effectively be a polling operation.

READY/BUSY: Pin 1 is an open drain READY/BUSY output that indicates the current status of the self-timed internal write cycle. READY/BUSY is actively pulled low during the write cycle and is released at the completion of the write. The open drain output allows OR-tying of several devices to a common interrupt input.

DATA POLLING: The AT28C16-T also provides DATA polling to signal the completion of a write cycle. During a write cycle, an attempted read of the the data being written results in the complement of that data for I/O7 (the other outputs are indeterminate). When the write cycle is finished, true data appears on all ouputs.

WRITE PROTECTION: Inadvertent writes to the device are protected against in the following ways: (a) V_{CC} sense—if V_{CC} is below 3.8 V (typical) the write function is inhibited; (b) V_{CC} power on delay—once V_{CC} has reached 3.8 V the device will automatically time out 5 ms (typical) before allowing a byte write; (c) Write Inhibit—holding any one of \overline{OE} low, \overline{CE} high or \overline{WE} high inhibits byte write cycles.

CHIP CLEAR: The contents of the entire memory of the AT28C16-T may be set to the high state by the Chip Clear operation. By setting \overline{CE} low and \overline{OE} to 12 V, the chip is cleared when a 10ms low pulse is applied to \overline{WE} .

DEVICE IDENTIFICATION: An extra 32 bytes of E^2 PROM memory are available to the user for device identification. By raising A9 to 12 V (± 0.5 V) and using address locations 7E0H to 7FFH the additional bytes may be written to or read from in the same manner as the regular memory array.

AT28C16-T

■ 1074177 0007910 065 ■

2-116

D.C. and A.C. Operating Range

		AT28C16-15T	AT28C16-20T	AT28C16-25T
Operating	Com.	0°C - 70°C	0°C - 70°C	0°C - 70°C
Temperature (Case)	Ind.	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C
Vcc Power Supply		5 V ± 10%	5 V ± 10%	5 V ± 10%

Operating Modes

Mode	CE	ŌĒ	WE	1/0
Read	V _{IL}	ViL	ViH	Dout
Write ⁽²⁾	V _{IL}	ViH	VIL	DIN
Standby/Write Inhibit	ViH	X ⁽¹⁾	X	High Z
Write Inhibit	X	Х	ViH	
Write Inhibit	X	VIL	Х	
Output Disable	Х	ViH	Х	High Z
Chip Erase	VIL	V _H ⁽³⁾	ViL	High Z

Notes: 1. X can be V_{IL} or V_{IH}.

3. $V_H = 12.0 \text{ V} \pm 0.5 \text{ V}$.

D.C. Characteristics

Symbol	Parameter	Condition		Min	Max	Units
lu	Input Load Current	VIN = 0 V to VCC + 1 V			10	μ A
llo	Output Leakage Current	V _{I/O} = 0 V to V _{CC}			10	μА
I _{SB1}	V _{CC} Standby Current CMOS	CE = V _{CC} -0.3 V to V _{CC} + 1.0 V			100	μА
I _{SB2}	Vcc Standby Current TTL	CE = 2.0 V to V _{CC} + 1.0 V	Com.		2	mA
1302	Too olandby odnone TTE		Ind.		3	mA
lcc	Vcc Active Current	f = 5 MHz; lout = 0 mA	Com.		30	mA
	VOC Notive Outrent	1 = 3 WHZ, 1001 = 0 HIA	Ind.		45	mA
VIL	Input Low Voltage				0.8	V
VIH	Input High Voltage			2.0		٧
VoL	Output Low Voltage	loL = 2.1 mA			.4	٧
Vон	Output High Voltage	lo _H = -400 μA		2.4		V

Pin Capacitance $(f = 1 \text{ MHz}, T = 25^{\circ}\text{C})^{(1)}$

	Тур	Max	Units	Conditions
CIN	4	6	pF	VIN = 0 V
Cout	8	12	pF	Vout = 0 V

Note: 1. This parameter is characterized and is not 100% tested.



2-117


^{2.} Refer to A.C. Programming Waveforms.



A.C. Read Characteristics

PCMCIA Atmel		91		AT28C16-15T		AT28C16-20T		AT28C16-25T	
Symbol	Symbol	Parameter	Min	Max	Min	Max	Min	Max	Units
tc (R)	trc	Read Cycle Time	150		200		250		ns
t _A (A)	tacc	Address Access Time		150		200		250	пѕ
ta (CE)	tce (1)	CE Access Time		150		200		250	ns
ta (OE)	toE (2)	OE Access Time	0	75	0	80	0	100	ns
ten (CE)	tLz (4)	Output Enable Time From CE	0		0		0		ns
ten (OE)	toLZ (4)	Output Enable Time From OE	0		0		0		ns
tv (A)	tон	Output Hold Time	0		0		0		ns
tois (CE)	t _{DF} (3,4)	Output Disable Time From CE	0	50	0	55	0	60	ns
tois (OE)	t _{DF} (3,4)	Output Disable Time From OE	0	50	0	55	0	60	ns

A.C. Read Waveforms (1,2,3,4)



Notes:

- ŒE may be delayed up to t_{ACC} t_{CE} after the address transition without impact on t_{ACC}.
- OE may be delayed up to t_{CE} t_{OE} after the falling edge of CE without impact on t_{CE} or by t_{ACC} - t_{OE} after an address change without impact on t_{ACC}.
- 3. t_{DF} is specified from \overline{OE} or \overline{CE} whichever occurs first (C $_L=5$ pF).
- 4. This parameter is characterized and is not 100% tested.

AT28C16-T


2-118

| 1074177 0007912 938 **=**


A.C. Write Characteristics

PCMCIA Symbol	Atmel Symbol	Parameter	Min	Max	Heito
				- Wax	Units
tsu (A)	tas	Address Setup Time	10		ns
tsu (OE-WE)	toes	Output Disable Time To WE	10		ns
tsu (CE-WE)	tcs	Chip Enable Time To WE	0		ns
tw (WE)	twp	Write Enable Pulse Width	100	1000	ns
tsu (D-WEH)	tos	Data Setup To WE High	50		ns
t _H (A)	tan	Address Hold Time From WE	50		ns
t _H (D)	ton	Data Hold Time From WE High	10		ns
t _H (OE-WE)	toeh	Output Enable Hold Time From WE High	10		ns
t _H (CE-WE)	tch	Chip Enable Hold Time From WE High	0		ns
t _D (B)	tos	Delay From WE High To BUSY Asserted		50	ns
tc (W)	twc	Write Cycle Time		1	ms

A.C. Write Waveforms



Input Test Waveforms and Measurement Level



 t_R , $t_F < 5$ ns

Output Test Load






2-119

1074177 0007913 874 |




Data Polling Waveforms



Note: Data Polling A.C. Timing Characteristics are the same as the A.C. Read Characteristics.

Chip Erase Waveforms



 $t_S = t_H = 1 \mu sec (min.)$ $t_W = 10 msec (min.)$ $V_H = 12.0 \pm 0.5 V$

2-120

AT28C16-T

1074177 0007914 700 ■

Ordering Information⁽¹⁾

tacc (ns)	Icc Active	(mA) Standby	Ordering Code	Package	Operation Range
150	30	0.1			Commercial (0°C to 70°C)
150	45	0.1	AT28C16-15TI	28T	Industrial (-40°C to 85°C)
200	30	0.1	AT28C16-20TC	28T	Commercial (0°C to 70°C)
200	45	0.1	AT28C16-20TI	28T	Industrial (-40°C to 85°C)
250	30	0.1	AT28C16-25TC	28T	Commercial (0°C to 70°C)
250	45	0.1	AT28C16-25TI	28T	Industrial (-40°C to 85°C)

Note: 1. See Valid Part Number table below.

Valid Part Numbers

The following table lists standard Atmel products that can be ordered.

Device Numbers	Speed	Package and Temperature Combinations
AT28C16	12	тс, ті
AT28C16	15	TC, TI
AT28C16	20	TC, TI
AT28C16	25	TC, TI

	Package Type
28T	28 Lead, Plastic Thin Small Outline Package (TSOP)



2-121

1074177 0007915 647