

PowerMOS transistor Logic Level FET

BUK542-50A
BUK542-50B

T-39-09

GENERAL DESCRIPTION

N-channel enhancement mode logic level field-effect power transistor in a plastic full-pack envelope.

The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in general purpose switching applications.

QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	MAX.	UNIT
	BUK542			
V_{DS}	Drain-source voltage	-50A	-50B	V
I_D	Drain current (DC)	50	50	A
P_{tot}	Total power dissipation	9.2	8.4	W
$R_{DS(ON)}$	Drain-source on-state resistance $V_{GS} = 5\text{ V}$	22	22	Ω
		0.15	0.18	

MECHANICAL DATA

Dimensions in mm

Net Mass: 2g

Pinning:

1 = Gate

2 = Drain

3 = Source





Fig.1 SOT-186; The seating plane is electrically isolated from all terminals.

Notes

1. Observe the general handling precautions for electrostatic-discharge sensitive devices (ESDs) to prevent damage to MOS gate oxide.
2. Accessories supplied on request: refer to Mounting instructions for F-pack envelopes.

January 1989

Philips Components

PowerMOS transistor

Logic Level FET

BUK542-50A
BUK542-50B

T-39-09

RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage	-	-	50	V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20 \text{ k}\Omega$	-	50	V
$\pm V_{GS}$	Gate-source voltage	-	-	15	V
I_D	Drain current (DC)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	-50A	A
I_D	Drain current (DC)	$T_{mb} = 100 \text{ }^\circ\text{C}$	-	9.2	A
I_{DM}	Drain current (pulse peak value)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	5.8	A
P_{tot}	Total power dissipation	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	37	A
T_{stg}	Storage temperature	-	-55	22	W
T_J	Junction Temperature	-	-	150	$^\circ\text{C}$

THERMAL RESISTANCES

From junction to heatsink	with heatsink compound	$R_{th\text{-}hs} = 5.68 \text{ K/W}$
From junction to ambient		$R_{th\text{-}a} = 55 \text{ K/W}$

STATIC CHARACTERISTICS

 $T_{mb} = 25 \text{ }^\circ\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}; I_D = 0.25 \text{ mA}$	50	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1 \text{ mA}$	1.0	1.5	2.0	V
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 50 \text{ V}; V_{GS} = 0 \text{ V}; T_J = 25 \text{ }^\circ\text{C}$	-	1	10	μA
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 50 \text{ V}; V_{GS} = 0 \text{ V}; T_J = 125 \text{ }^\circ\text{C}$	-	0.1	1.0	mA
I_{GSS}	Gate source leakage current	$V_{GS} = \pm 15 \text{ V}; V_{DS} = 0 \text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 5 \text{ V}; I_D = 8.5 \text{ A}$	-	0.12	0.15	Ω
		BUK542-50A	-	0.15	0.18	Ω
		BUK542-50B	-			

DYNAMIC CHARACTERISTICS

 $T_{mb} = 25 \text{ }^\circ\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 25 \text{ V}; I_D = 8.5 \text{ A}$	5	6.7	-	S
C_{iss}	Input capacitance	$V_{GS} = 0 \text{ V}; V_{DS} = 25 \text{ V}; f = 1 \text{ MHz}$	-	400	600	pF
C_{oss}	Output capacitance		-	150	200	pF
C_{rss}	Feedback capacitance		-	65	100	pF
t_{don}	Turn-on delay time	$V_{DD} = 30 \text{ V}; I_D = 3 \text{ A}; V_{GS} = 5 \text{ V}; R_{GS} = 50 \text{ }\Omega;$	-	12	18	ns
t_r	Turn-on rise time	$R_{gen} = 50 \text{ }\Omega$	-	60	80	ns
t_{doff}	Turn-off delay time		-	50	70	ns
t_f	Turn-off fall time		-	45	70	ns
L_d	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
L_s	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

ISOLATION

 $T_{hs} = 25 \text{ }^\circ\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V_{isol}	Repetitive peak voltage from all three terminals to external heatsink	R.H. $\leq 65\%$; clean and dustfree	-	-	1500	V
C_{isol}	Capacitance from T2 to external heatsink	$f = 1 \text{ MHz}$	-	12	-	pF

January 1989

Philips Components

PowerMOS transistor Logic Level FET

BUK542-50A
BUK542-50B

T-39-09

REVERSE DIODE RATINGS AND CHARACTERISTICS





 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_{DR}	Continuous reverse drain current	-	-	-	9.2	A
I_{DRM}	Pulsed reverse drain current	-	-	-	37	A
V_{SD}	Diode forward voltage	$I_F = 9.2\text{ A}; V_{GS} = 0\text{ V}$	-	1.3	1.7	V
t_{rr}	Reverse recovery time	$I_F = 9.2\text{ A}; -dI_F/dt = 100\text{ A}/\mu\text{s}; V_{GS} = 0\text{ V}; V_R = 30\text{ V}$	-	120	-	ns
Q_{rr}	Reverse recovery charge	$I_F = 9.2\text{ A}; -dI_F/dt = 100\text{ A}/\mu\text{s}; V_{GS} = 0\text{ V}; V_R = 30\text{ V}$	-	0.15	-	μC

AVALANCHE RATING

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified







SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
W_{DSS}	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 14\text{ A}; V_{DD} \leq 25\text{ V}; V_{GS} = 5\text{ V}; R_{GS} = 50\text{ }\Omega$	-	-	30	mJ



PowerMOS transistor Logic Level FET

BUK542-50A
BUK542-50B

T-39-09



PowerMOS transistor Logic Level FET

BUK542-50A
BUK542-50B

T-39-09




Fig. 12. Sub-threshold drain current.
 $I_D = f(V_{GS})$; conditions: $T_J = 25^\circ\text{C}$; $V_{DS} = V_{GS}$




Fig. 15. Typical reverse diode current.
 $I_F = f(V_{SDS})$; conditions: $V_{GS} = 0\text{ V}$; parameter T_J




Fig. 13. Typical capacitances, C_{iss} , C_{oss} , C_{rss} .
 $C = f(V_{DS})$; conditions: $V_{GS} = 0\text{ V}$; $f = 1\text{ MHz}$




Fig. 16. Normalised avalanche energy rating.
 $W_{DSS}\% = f(T_{bs})$; conditions: $I_D = 14\text{ A}$




Fig. 14. Typical turn-on gate-charge characteristics.
 $V_{GS} = f(Q_G)$; conditions: $I_D = 14\text{ A}$; parameter V_{DS}




Fig. 17. Avalanche energy test circuit.
 $W_{DSS} = 0.5 \cdot L I_D^2 \cdot BV_{DSS} / (BV_{DSS} - V_{DD})$