

FEATURES

- ☐ Pipeline Registers Dual 7-Deep (L29C524) or Dual 8-Deep (L29C525)
- ☐ Configurable to Single 14-Deep and Single 16-Deep
- Low Power CMOS Technology
- ☐ Replaces AMD Am29524 and Am29525
- ☐ Load, Shift, and Hold Instructions
- Separate Data In and Data Out Pins
- ☐ Three-State Outputs
- ☐ DESC SMD No. 5962-91696
- Available 100% Screened to MIL-STD-883, Class B
- ☐ Package Styles Available:
 - 28-pin Plastic DIP
 - 28-pin Ceramic DIP
 - 28-pin Sidebraze, Hermetic DIP
 - 28-pin Ceramic Flatpack
 - 28-pin Plastic LCC, J-Lead

DESCRIPTION


The L29C524 and L29C525 are high-speed, low power CMOS pipeline registers. They are pin-for-pin compatible with the AMD Am29524 and Am29525. The products can be configured as two independent 7-level (or 8-level) pipelines or as single 14-level (or 16-level) pipeline. The configuration implemented is determined by the instruction code (I1-0) as shown in Table 2.

The I1-0 instruction code controls the internal routing of data and loading of each register. For instruction I1-0 = 00 (Push A and B), data applied at the D7-0 inputs is latched into register A0 on the rising edge of CLK. The contents of A0 simultaneously move to register A1, A1 moves to A2, and so on. The contents of the last register on the A side (A6 for the L29C524, A7 for the L29C525) are wrapped back to register B0. The registers on the B side are similarly shifted, with the contents of the last register on the B side (B6 for the L29C524, B7 for the L29C525) lost.

Instruction I1-0 = 01 (Push B) acts similarly to the Push A and B instruction, except that only the B side registers are shifted. The input data is applied to register B0, and the contents of the last register on the B side (B6 for the L29C524, B7 for the L29C525) are lost. The contents of the A side registers are unaffected. Instruction I1-0 = 10 (Push A) is identical to the Push B instruction, except that the A side registers are shifted and the B side registers are unaffected.

Instruction I₁₋₀ = 11 (Hold) causes no internal data movement. It is equivalent to preventing the application of a clock edge to any internal register.

The contents of any of the registers is selectable at the output through the use of the S3-0 control inputs. On the L29C524, the input pins D7-0 may also be selected to drive the output, and all output pins may be forced to zero. The independence of the I and S control lines allows simultaneous reading and writing. Encoding for the S3-0 controls is given in Table 3.



5-27

Pipeline Registers

5565905 0002564 302 🖿



Dual Pipeline Register

Single 14/16 Level	Dual 7/8 Level				
Push A and B	Push B	Push A	Hold All Registers		
A0 A1 A2 A3 A4 A5 A6 A7* B0 B1 B2 B3 B4 B5 B6 B7*	HOLD A0 A1 B0 B1 A2 B3 A4 A5 A6 A7* HOLD	HOLD A0 A1 B0 B1 B2 A3 A4 A5 A6 A7* HOLD B0 B1 B2 B2 B3 B4 B5 B6 B7*	HOLD HOLD A0 B0 A1 B1 A2 B2 A3 B3 A4 B4 A5 B5 A6 B6 A7*		

^{*}Applies to L29C525 only

Table 2. Instruction Set				
	Inp	uts		
Mnemonics	l 1	io	Description	
Shift	0	0	Push A and B	
LDB	0	1	Push B	
LDA	1	0	Push A	
HLD	1	1	Hold All Registers	

TABLE	TABLE 3. OUTPUT SELECT					
S ₃	S2	S1	S0	Y7-0		
0	0	0	0	A0		
0	0	0	1	A1		
0	0	1	0	A2		
0	0	1	1	A3		
0	1	0	0	A4		
0	1	0	1	A5		
0	1	1	0	A6		
0	1	1	1	0 (L29C524) A7 (L29C525)		
1	0	0	0	B0		
1	0	0	1	B1		
1	0	1	0	B2		
1	0	1	1	B3		
1	1	0	0	B4		
1	1	0	1	B5		
1	1	1	0	B6		
1	1	1	1	D7-0 (L29C524) B7 (L29C525)		

= Pipeline Registers



Dual Pipeline Register

AXIMUM RATINGS Above which useful life may be impaired (Notes 1, 2, 3, 8)			
Storage temperature	65°C to +150°C		
Operating ambient temperature	55°C to +125°C		
Vcc supply voltage with respect to ground	0.5 V to +7.0 V		
Input signal with respect to ground	3.0 V to +7.0 V		
Signal applied to high impedance output	3.0 V to +7.0 V		
Output current into low outputs	25 mA		
Latchup current			

OPERATING CONDITIONS To meet specified electrical and switching characteristics						
Mode	Temperature Range (Ambient)	Supply Voltage				
Active Operation, Commercial	0°C to +70°C	4.75 V ≤ V CC ≤ 5.25 V				
Active Operation, Military	-55°C to +125°C	4.50 V < V CC < 5.50 V				

ELECTRIC	CAL CHARACTERISTICS Ove	er Operating Conditions (Note 4)				
Symbol	Parameter	Test Condition	Min	Тур	Max	Unit
V OH	Output High Voltage	Vcc = Min., Iон = −12 mA	2.4			٧
V OL	Output Low Voltage	VCC = Min., IOL = 24 mA			0.5	٧
V iH	Input High Voltage	The state of the s	2.0		V cc	V
V IL	Input Low Voltage	(Note 3)	0.0		0.8	V
lix	Input Current	Ground ≤ VIN ≤ VCC (Note 12)			±20	μΑ
loz	Output Leakage Current	Ground ≤ VOUT ≤ VCC (Note 12)			±20	μA
ICC1	Vcc Current, Dynamic	(Notes 5, 6)		10	35	mA
ICC2	Vcc Current, Quiescent	(Note 7)			1.0	mA


= Pipeline Registers

Dual Pipeline Register

SWITCHING CHARACTERISTICS

Сомме	Commercial Operating Range (0°C to +70°C) Notes 9, 10 (ns)						
			L29C524/525-				
		2	20		15		
Symbol	Parameter	Min	Max	Min	Max		
t PD	Clock to Output Delay		20		15		
tSEL	Select to Output Delay		20		15		
t PDDO	Data to Output Delay (L29C524)		20		15		
tpw	Clock Pulse Width	12		10	1		
tsD	Data Setup Time	7		5			
tHD	Data Hold Time	0		0			
tsı	Instruction Setup Time	7		5			
tHI	Instruction Hold Time	2		2			
tENA	Three-State Output Enable Delay (Note 11)		15		15		
tDIS	Three-State Output Disable Delay (Note 11)		13		13		

MILITARY OPERATING RANGE (-55°C to +125°C) Notes 9, 10 (ns)							
			L29C524/525-				
		2	25		20		
Symbol	Parameter	Min	Max	Min	Max		
t PD	Clock to Output Delay		25		20		
t SEL	Select to Output Delay		25		20		
t PDDO	Data to Output Delay (L29C524)		25		20		
tpw	Clock Pulse Width	12		12			
tsD	Data Setup Time	7		7			
t HD	Data Hold Time	2		2			
tsı	Instruction Setup Time	7		7			
t⊢ı	Instruction Hold Time	2		2			
t ENA	Three-State Output Enable Delay (Note 11)		15		15		
tois	Three-State Output Disable Delay (Note 11)		13		13		



= Pipeline Registers

01/19/94-LDS.524/5-E

5565905 0002567 011 🖿



Dual Pipeline Register

NOTES

- 1. Maximum Ratings indicate stress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability.
- 2. The products described by this specification include internal circuitry designed to protect the chip from damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.
- 3. This device provides hard clamping of transient undershoot and overshoot. Input levels below ground or above VCC will be clamped beginning at –0.6 V and VCC + 0.6 V. The device can withstand indefinite operation with inputs in the range of –0.5 V to +7.0 V. Device operation will not be adversely affected, however, input current levels will be well in excess of 100 mA.
- 4. Actual test conditions may vary from those designated but operation is guaranteed as specified.
- 5. Supply current for a given application can be accurately approximated by:

 $\frac{NCV^2F}{4}$

where

N = total number of device outputs

C = capacitive load per output

V = supply voltage

F = clock frequency

- 6. Tested with all outputs changing every cycle and no load, at a 5 MHz clock rate.
- 7. Tested with all inputs within 0.1 V of **V**CC or Ground, no load.
- 8. These parameters are guaranteed but not 100% tested.


9. AC specifications are tested with input transition times less than 3 ns, output reference levels of 1.5 V (except tENA/tDIS test), and input levels of nominally 0 to 3.0 V. Output loading may be a resistive divider which provides for specified IOH and IOL at an output voltage of VOH min and VOL max respectively. Alternatively, a diode bridge with upper and lower current sources of IOH and IOL respectively, and a balancing voltage of 1.5 V may be used. capacitance is 30 pF minimum, and may be distributed. For tENABLE and tDISABLE measurements, the load current is increased to 10 mA to reduce the RC delay component of the measurement.

This device has high-speed outputs capable of large instantaneous current pulses and fast turn-on/turn-off times. As a result, care must be exercised in the testing of this device. The following measures are recommended:

- a. A $0.1\,\mu F$ ceramic capacitor should be installed between VCC and Ground leads as close to the Device Under Test (DUT) as possible. Similar capacitors should be installed between device VCC and the tester common, and device ground and tester common.
- b. Ground and VCC supply planes must be brought directly to the DUT socket or contactor fingers.
- Input voltages should be adjusted to compensate for inductive ground and VCC noise to maintain required DUT input levels relative to the DUT ground pin.
- 10. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. Setup time, for example, is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from

the point of view of the device. Output delay, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.


- 11. Transition is measured ±200 mV from steady-state voltage with specified loading.
- 12. These parameters are only tested at the high temperature extreme, which is the worst case for leakage current.




Pipeline Registers




Dual Pipeline Register



= Pipeline Registers



Dual Pipeline Register




= Pipeline Registers

5-33



Dual Pipeline Register




Speed	Plastic DIP (P10)	Sidebraze Hermetic DIP (D10)	Plastic DIP (P11)	Ceramic DIP (C10)	
	0°C to +70°C — COMMERC	CIAL SCREENING			
20 ns	L29C525PC20	L29C525DC20	L29C525NC20	L29C525IC20	
15 ns	L29C525PC15	L29C525DC15	L29C525NC15	L29C525IC15	
	-55°C to +125°C — Com			T	
25 ns		L29C525DM25		L29C525IM25	
20 ns		L29C525DM20		L29C525IM20	
	-55°C to +125°C MIL	STD-883 COMPLIANT			
25 ns		L29C525DMB25		L29C525IMB25	
		L29C525DMB20		L29C525IMB20	

Pipeline Registers



Dual Pipeline Register



= Pipeline Registers