### PRELIMINARY

## **BIT MAP LCD DRIVER**

#### GENERAL DESCRIPTION

The NJU6572A is a bit map LCD driver to display graphics or characters.

It contains 2,560 bit display data RAM, microprocessor interface circuits, instruction decoder, and 16-common and 61-segment drivers.

The bit image display data sent from 8- or 16-bit MPU are stored in the display data RAM and drives Dot Matrix LCD Panel by the common and segment drivers.

The 16-common and 61-segment drivers can drive graphics or 12character 2-line with icon data.

The NJU6572A can combine with the NJU6572A or 6453A to expand the display capacity to  $32 \times 122$  dots or  $16 \times 141$  dots of graphics or character display by using the extension function of NJU6572A. Furthermore, low current consumption due to the external clock input and wide operating voltage are useful apply to the small sized battery operated items.

#### PACKAGE OUTLINE



#### NJU6572AC

#### FEATURES

- Direct Correspondence between Display Data RAM and LCD Pixel
- Display Data RAM 2,560 bits 80 x 8 x 4
- Direct Interface with 8- or 16-bit MPU

(Both of 68 and 80 type MPU can connect directly)

- Extension Function (can combine with NJU6572A or 6453A)
- Read Out From the Display Data RAM
- 16-common and 61-segment Drivers
- Programmable Duty Ratio ; 1/16 or 1/32 Duty
- Useful Instruction Set

Display Data Read/Write, Display ON/OFF Cont, Display Data RAM Address Set, Status Read, Display Starting Line Set, Static Drive ON/OFF, Duty Ratio Setting, and Read Modify Write,

- Low Power Consumption
- External Clock Input (2kHz)
- Operating Voltage --- 2.4V 5.5V
- LCD Driving Voltage --- 10.0V
- Package Outline --- Chip
- C-MOS Technology

#### BLOCK DIAGRAM



#### PAD LOCATION



Chip Cente	:	X=0um, Y=0um
Chip Size	:	X=4.37mm, Y=3.25mm
Chip Thickness	:	$400$ um $\pm$ $30$ um
Pad Size	:	100.8um × 100.8um
Pad Pitch	:	140um

#### ■ PAD COORDIATES

### \_\_Chip Size 4.37mm x 3.25mm(Chip Center X=0um, Y=0um)

PAD No.	Terminal	X=(um)	Y=(um)
1	COM5	-2031	-1471
2	COM6	-1891	-1471
3	COM7	-1751	-1471
4	COM8	-1611	-1471
5	COM9	-1471	-1471
6	COM10	-1331	-1471
7	COM11	-1191	-1471
8	COM12	-1051	-1471
9	COM13	· -911	-1471
10	COM14	-771	-1471
11	COM15	-631	-1471
12	SEG60	-491	-1471
13	SEG59	-351	-1471
14	SEG58	-211	-1471
15	SEG57	-71	-1471
16	SEG56	70	-1471
17	SEG55	210	-1471
18	SEG54	350	-1471
19	SEG53	490	-1471
20	SEG52	630	-1471
21	SEG51	770	-1471
22	SEG50	910	-1471
23	SEG49	1050	-1471
24	SEG48	1190	-1471
25	SEG47	1330	-1471
26	SEG46	1470	-1471
27	SEG45	1610	-1471
28	SEG44	1750	-1471
29	SEG43	1890	-1471
30	SEG42	2030	-1471
31	SEG41	2030	-1331
32	SEG40	2030	-1191
33	SEG39	2030	-1051
34	SEG38	2030	-911
35	SEG37	2030	-771
36	SEG36	2030	-631
37	SEG35	2030	-491
38	SEG34	2030	-351
39	SEG33	2030	-331
40	SEG32	2030	-211
41	SEG31	2030	70
41	SEG30	2030	210
42	SEG29	2030	350
44	SEG28	2030	490
	SEG28 SEG27		
45		2030	630 770
46	SEG26	2030	770
47	SEG25	2030	910
48	SEG24	2030	1050
49	SEG23	2030	1190
50	SEG22	2030	1330

		ICult Center V	
PAD No.	Terminal	X=(um)	Y=(um)
51	SEG21	2030	1470
52	SEG20	1890	1470
53	SEG19	1750	1470
54	SEG18	1610	1470
55	SEG17	1470	1470
56	SEG16	1330	1470
57	SEG15	1190	1470
58	SEG14	1050	1470
59	SEG13	910	1470
60	SEG12	770	1470
61	SEG11	630	1470
62	SEG10	490	1470
63	SEG9	350	1470
64	SEG8	210	1470
65	SEG7	70	1470
66	SEG6	-71	1470
67	SEG5	-211	1470
68	SEG4	-351	1470
69	SEG3	-491	1470
70	SEG2	-631	1470
71	SEG1	-771	1470
72	SEG0	-911	1470
73	AO	-1051	1470
74	CS	-1191	1470
75	CL	-1331	1470
76	E(RD)	-1471	1470
77	R/W(WR)	-1611	1470
78	VSS	-1751	1470
79	DB0	-1891	1470
80	DB1	-2031	1470
81	DB2	-2031	1330
82	DB3	-2031	1190
83	DB4	-2031	1050
84	DB5	-2031	910
85	DB6	-2031	770
85	DB0 DB7	-2031	630
87	VDD	-2031	490
88	RST	-2031	350
89	FR	-2031	210
90	V5	-2031	70
90	V3 V3	-2031	-71
	V3 V2	· · · · · · · · · · · · · · · · · · ·	
92		-2031	-211
93	M/S	-2031	-351
94	V4	-2031	-491
95	V1	-2031	-631
96	COM0	-2031	-771
97	COM1	-2031	-911
98	COM2	-2031	-1051
99	COM3	-2031	-1191
100	COM4	-2031	-1331

### Terminal Description

emma D		
No.	Symbol	Function
87	V <sub>DD</sub>	Power Supply : V <sub>00</sub> =+5V
78	Vss	GND : Vss= OV
95, 92 91, 94, 90	V 1, V2 V3, V4, V5	LCD Driving Voltage Supplying Terminal. Following relation must be maintained. $V_{00} \ge V_1 \ge V_2 \ge V_3 \ge V_4 \ge V_6$
74	CS	Chip Select Signal Input Terminal. Normally input the decoded signal of Address Bus Signal. Active "L".
75	CL	Display Data Latch Signal Input Terminal. The Line Counter also count up by this signal rising timing. The synchronized signal of the NJU6470 is required.
76	E	<when 68="" connect="" mpu="" the="" to="" type=""> Connect to Enable Clock Input Terminal of 68 type MPU. Active "H".</when>
	(RD)	<when 80="" connect="" the="" to="" type="" wpu=""> Connect to RD Signal Input Terminal of 80 type MPU. Active "L" During this terminal is "L", the Data Bus is output state.</when>
77	R/₩	<pre><when 68="" connect="" mpu="" the="" to="" type=""> Connect to READ/WRITE Control Signal Input Terminal of 68 type MPU. R/W H L R/W H L</when></pre>
	(WR)	Status Read Write <when 80="" connect="" mpu="" the="" to="" type=""> Connect to WR Signal connecting terminal of 80 type MPU. Active "L". The data on the Data Bus is fetch at the rising edge of this signal.</when>
73	AO	Connect to the Address Bus of MPU. The data on the Do~D7 is distinguished between Display Data and Instruction by this signal. AO H L Data Display Data Instruction
79~86	<b>D</b> o~D7	Tri-state bilateral Data Bus. The data transmission between 8- or 16-bit WPU and NJU6572A is executed by this Bus.
89	FR	Alternating signal for LCD Driving output or input terminal. Output or input is determined by master or slave mode which selected By W/S terminal W/S Master Slave FR Output Input
96~100	$\frac{\text{CON} \circ \sim \text{CON} 4}{(\text{CON} \circ 1 \sim \text{CON} 2 7)}$	Common output terminal. One output level out of VDD, V1, V4, V5 is Selected by combination of FR and data of common counter.
1~11	COM5 ~CON15	FR H L
	(COM26~COM16)	Data H L H L
	(Note)	Output V5 V1 VDD V4
72~12	SEGo ~SEG60	Segment output terminal. One output level out of VDD, V2, V3, V5 is Selected by combination of FR and data of Display RAM.
		FR H L
		Output V <sub>DD</sub> V <sub>2</sub> V <sub>5</sub> V <sub>3</sub>
88	RST	Reset and Interface type select terminal. The reset operation is performed by rise or fall edge of this signal. The input level after initialization selects the interface type of 68 Or 80 type of MPU. MPU Edge Input Level after Initialization
		68 Type Rise H
		80 Type Fall L
93	N/S	Naster or Slave operation selecting terminal. Connect to Vod or Vss. N/S=Vod : Naster , N/S=Vss : Slave
	(Note)	The function of FR, COM 0~COM 15, OSC1, and OSC2 is changed by M/S.
	(NOTE)	N/S FR Common Output OSC1 OSC2
	(NOTE)	

(Note) The common scanning order of slave LSI is inverted against the master LSI.

#### **Functional Discription**

(1) Description for each blocks

#### (1-1) Busy Flag (BF)

When the internal circuits are in the operation mode, the busy flag(BF) is "1", and any instruction except the status read are inhibited.

The busy flag is output at D7 terminal when status read instruction is executed.

If enough cycle time over than toyc is kept, no need to check the busy flag.

#### (1-2) Display Start Line Register

The Display Start Line Register is a pointer register which indicate the address in the Display Data RAM corresponded with COM,o (normally it display the top line in the LCD Panel).

This register can use for scroll the screen, change the display page and so on.

The Display Start Line instruction set the display start address of the Display Data RAM represented in 5-bit to this register.

#### (1-3) Line Counter

The Display Start Address stored in the Display Start Line Register is set to the Line Counter when the FR signal out from the NJU6572A is changing.

The Line Counter count up by synchronizing common signal out from NJU6572A and generate the line address which addressing the read out line of Display Data RAM.

(1-4) Column Address Counter

The column address counter is 7-bit presettable counter which addressing the column address as shown as Fig. 1.

This counter increments "1" up to 50H when the Display Data Read/Write instruction is executed. The count up is stop at 50H (over 50H is non existing address) automatically by the count lock function. Furthermore, this counter is independent with the Page Register.

(1-5) Page Register

This register gives page address of Display Data RAM as shown Fig. 1. When the MPU access the data by changing the page, the page address set instruction is required.

#### (1-6) Display Data RAM

Display Data Ram consist of 2,560 bits stores the bit image display data (each bit correspond to the each pixel so called bit map method). This RAM and MPU are operating independently, therefore, there is no influence by the unsynchronize rewriting.

The each bit in the Display Data RAM correspond to the each dot of the LCD panel.

O n = "1" Off = "0"

The relation between column address and segment output can inverse by the Address Inverse Instruction ADC as shown Fig. 1.

#### (1-7) Timing Generator

This Generator generates the common timing and frame signal for 1/16 and 1/32 duty selecting by Duty Select Instruction from the master clock.

In the case of the 1/32 duty, 2 chip of master and slave chip should be combined, and both of common are synchronized by the common multi-chip method. (Refer the figure shown below)

#### For example 1) NJU6572A 1chip (1/16duty)

FR	7			
Master — 14 1 Common	5 0 1 2	14	15 × 0 × 1 × 2 ····	 14/15
For example 2) NJU6572A 2 FR (Master Output)				 
Master Common Slave Common			000	

#### (1-8) Display Data Latch

Display Data Latch stores 80-bit of one line display data for each common cycle which read out from the Display Data RAM temporary and transfer this data to the LCD Driver.

The Display On/Off and Static Drive On/Off controls the latched data only, therefore, the data in the Display Data RAM is no change and keep on remaining.

#### (1-9) LCD Driving Circuits

This Driver is consists of 80-multiplexer which output the 4-level of LCD driving voltage.

The output waveform is determined by the combination of the data in the Display Data Latch, Common Timing Generator and FR signal.

#### (1-10) Display Timing Generator

This Generator generates the timing signal for the display system by combination of the master clock and Frame Driving Signal FR. The Frame Driving Signal FR has a function to generate the 2 frame alternative driving method waveform for the LCD panel, and synchronizing the line counter and common timing generator to the master LSI. Therefore, the FR signal must be 50% duty ratio clock signal which synchronized with the frame signal.

Page Address	DATA			D	i s	р	la	у	P	attei	r n			Line Address		on Outpu Common	t Example Output
D1, D0=																~	
	Do		9 9	1	1	ł	9	1	1	1			<b>1</b> -	OOH	]		
	<b>D</b> <sub>1</sub>		9 – – 9	1	1			T					- r - ·	01	1		COM17
	<b>D</b> <sub>2</sub>	Γ	1	9 9	r	7		т — - I	ייי <b>י</b> ו	r				02	1		COM18
0, 0	Dз		1		F	7	)	т 1		· · · · ·	 >	·		03	1		COM19
0, 0	D4		;	1	5	1	)	т I		r (	) Pag	;e	- <b></b> -	04	1		COM20
	Ds				1	100	) )	т — - I	1	г				05	1		COM21
	D <sub>6</sub>	Γ	1		г ,	187	) )	т 1	1 1	r			- r - ·	06	1		COM22
	<b>D</b> <sub>7</sub>		י - די ו		г I	ייייי ו	1 1	т ,	י ו	F				07			COM23
	Do		1 · · ·	1	ł	3	Г Г	1	1	r				08			COM24
	<b>D</b> <sub>1</sub>	† - ·	188	y market water	1 1	ጎ ነ	 	T	') I	r I			·	09			COM25
	D <sub>2</sub>			"i I	г I	ח ר י	 	т I	'' '	г – – – <b>– –</b> – . I			- <del>-</del>	0A			COM26
	Dз		177	177	F	)	1 1	+ 1	i i	 !				OB			COM27
0, 1	D <sub>4</sub>	İ – .	i	920020 1	φ	120		т — - I	i 1	1	l Pag	<b>e</b>	-i	OC			COM28
	Ds	<b>†</b> –	7 1	·1	г – - I	1		т — — 1	i					OD	1		COM29
	De		1	17	<b>r</b> - 1	) 	ĭ−	т 1	i	· ·				0E	Start		COM30
	<b>D</b> 7		ုသာသ ၊	ကုသာသာ ၂	φοωτα ι	š−- ,	í	T	i	· ·			- <del>-</del>	OF	Point		COM31
	Do	<u> </u>	<del></del>	i I	1	;	1	1	1	T				10	<		
	<b>D</b> <sub>1</sub>	İ	1	1	i I	i I	i I	i I	I I	I I			j.	11		COM 1	
	<b>D</b> <sub>2</sub>		l I	E L	i I	i I	i I	i I	i I	1			r I	12		COM 2	
	D <sub>3</sub>		1	i I	i I	i I	1	I I	 	, 1   _			ì	13		COM 3	
1, 0	<b>D</b> <sub>4</sub>		 	i 1	1	i a	1	1	1	2	2 Pag	е	i	14		COM 4	
	Do		1	i i	i I	1	1	1	1	 			į	15		COM 5	
	<b>D</b> <sub>6</sub>		1	i i	i i	i I		i I	1	,   			i	16		COM 6	
	D 7		i i		i i	I	,   1		 	'   			i	17		COM 7	
	D <sub>o</sub>		, T	T			, T	, T	, , ,	·			· · ·	18		COM 8	
·	<b>D</b> <sub>1</sub>		,   1	- 	,   	, , ,	, ,		t t				1	19		COM 9	
	D <sub>2</sub>			, ] ;	1	;	,	t	•				1	18 1A		COM10	
	D <sub>3</sub>		1	;	I 1	ł	•	1					1	1B		COM11	
1, 1	D 4		•	, )				, (	1	3	8 Pag	е	l l	10		COM12	
	D <sub>5</sub>		, f	1		 	 	1					1	10 1D		COM12	
	De		I I						 				1	15 1E	1/16	COM14	
	D 7				1			1	1				1	1F		COM14	
Column	A D <sub>0</sub> =0	00	01	02	03	04	0E	06	07				→ 4F		_		
	D				ļ												]
Address	C Do=1	4F	4E	4D	4C	4B	<b>4</b> A	49	48	<b>*</b> • • • • • • • •	• • • •		• 00				
Segment	Term.	0	1	2	3	4	5	6	7	••••••	•• 6	0	• 79	1 1			

Fig. 1. Correspondence with Display Data RAM and address (For example the display start line is 10th and 1/32 duty)

#### (1-11) Reset Circuits

The NJU6572A performs following initialization by detecting the rising or falling edge of the RST input after the power turns on.

Initialization

- 1, Display Off
- 2, Set the 1st line to the Display Start Register
- 3, Static Drive Off
- 4, Set the address "0" to the Column Address Counter
- 5, Set the page "3" to the Page Address Register
- 6, Select the 1/32 duty
- 7, Select the ADC : Counterclockwise output
  - (ADC instruction D0 = "0", ADC status flag "1")
- 8, Read Modify Write Mode Off

The  $\overline{RST}$  terminal input level is used to select the interface of 80 or 68 type MPU as shown in Table. 2. Therefore, the "H" level input through the inverter is required when connecting the 80 type MPU, and "L" level input is required when connecting the 68 type MPU as shown in application circuits 1.

The RST terminal must be connect to the Reset Terminal of MPU and reset at same time with it. The dead-lock may occur if the no initialization by the RST terminal when the power terms on.

By the RESET instruction, the initialization of 2 and 5 mentioned above are executed.

(2) Instruction

The NJU6572A distinguish the signal on the data bus by combination of A0 and R/W(RD,WR). Normally, the busy check is not required as the NJU6572A is operating so first because of the decode of the instruction and execution are performs only depend on the internal timing which not depend on the external clock. The Table. 1 shows the instruction codes of the NJU6572A.

#### Table 1. Instruction Code

Instruction				C	0 0	d e						Descript	ion
	AO	RD	WR	<b>D</b> <sub>7</sub>	<b>D</b> 6	D₅	<b>D</b> 4	D₃	<b>D</b> 2	<b>D</b> 1	Do		
Display On / Off	0	1	0	1	0	1	0	1	1	1	0/1	Whole Display 1:On,0:Off(Pow if the static	er Save mode
Display Start Line	0	1	0	1	1	1	Dis	splay	Start (1~31		ess	Determine the correspond to	Display Line the COMo.
Page Address Set	0	1	0	1	0	1	1	1	0		ige ~3)	Set the Page o RAM to the Pag	f Disp. Data e Register.
Column Address Set	0	1	0	0		(		n Addr (0~79				Set the Column Display Data R Column Registe	AM to the
Status Read	0	0	1	B U S Y	A D C	ON OFF	R E S E T	0	0	0	0		ng wise Output erclockwise Off O:Disp O
Write Display Data	1	1	0			1	Write	e Data	3	4	1	Write the data to the Display Data RAM.	Access the predeter- mined add- ress of the Display Data
Read Display Data	1	0	1				Read	Data				Read the data from the Display Data RAM.	RAM. The Column address inc rement "1" after read or write.
ADC Select	0	1	0	1	0	1	0	0	0	0	0/1	Determine the counterclockwi of the Display O:Clockwise 1:Counterclo	se reading Data RAM.
Static Drive On / Off	0	1	0	1	0	1	0	0	1	0	0/1	Select the Dyn Static Driving 1:Static Dr (Powe 0:Dynamic D	iving r Saving)
Duty Ratio Select	0	1	0	1	0	1	0	1	0	0	0/1	Select the dut 1:1/32 Duty	y ratio. 0:1/16 Dut
Read Modify Write	0	1	0	1	1	1	0	0	0	0	0	Increment the ress register but no-change	when writing
End	0	1	0	1	1	1	0	1	1	1	0	Release from t Modify Write N	
Reset	0	1	0	1	1	1	0	0	0	1	0	Set the Displa Register to 1s Add. Register	it line, Page
Power Save (Dual Command)	0 0	1	0	1	0 0	1	0	1 0	1	1 0	0	Set the power selecting Disp Static Driving (The order is even if it is	lay Off and On. possible

#### (3) Explanation of Instruction Code.

#### (a) Display On/Off

This instruction executes whole display On/Off no relation with the data in the Display Data RAM and internal conditions.



When the static driving mode is selected (static drive On) in display Off status, the internal circuits put on the power save mode.

#### (b) Display Start Line

This instruction set the line address as shown Fig. 1. The selected line in the Display Data RAM correspond to the COM<sub>0</sub> which display at the top of LCD panel.

The display area is set automatically from the selected line to the line which increased the number of duty ratio. Therefore, the smooth scroll for vertical direction by changing the start line address one by one or page switching are available by this instruction.



<b>A</b> 4	Aз	<b>A</b> 2	<b>A</b> 1	Ao	Line Address
0	0	0	0	0	0
0	0	0	0	1	1
1	1	1	1	0	1E
1	1	1	1	1	1F

#### (c) Page Address Set

When MPU access the Display Data RAM, the page address corresponded to the row address must be selected. The access in the Display Data RAM is available by setting the page and column address. (Refer the Fig. 1.) The display is no change when the page address is changed.



(d) Column Address Set

This instruction set the column address in the Display Data RAM. (See Fig.1.)

When the MPU access the Display Data RAM continuously, the column address increase "1" automatically, therefore, the MPU can access the data only without address setting.

The increment of the column address is stopped by the address of 50H automatically, but the page address is no change even if the column address increase to 50H and stop.

			R/W								
	A0	RD	WR	<b>D</b> 7	De	Ds	<b>D</b> 4	Dз	D2	<b>D</b> 1	Do
•	0	1	0	0	A <sub>6</sub>	A5	<b>A</b> 4	Aз	<b>A</b> 2	<b>A</b> 1	Ao
	A <sub>6</sub>	A	5	<b>A</b> 4	Аз	A	12	<b>A</b> 1	Ao	Col	um Add
	0	0	)	0	0	C	)	0	0		0
	0	C	)	0	0	C	)	0	1		1
			<b>h</b>				I		1		
	1	0	)	0	1	1		1	0		4E

#### (e) Status Read

This instruction read out the internal status.

			R/W									
	AO	RD	WR	<b>D</b> 7	De	D₅	<b>D</b> 4	Dз	$D_2$	D1	$D_{\circ}$	
Code	0	0	1	BUSY	ADC	ON/OFF	RESET	0	0	0	0	]

BUSY : BUSY=1 indicate the operating or the Reset cycle.

The instruction can be input after the BUSY status change to "0".

- ADC : Indicate the output correspondence of column(segment) address and segment driver.
  - 0 :Counterclockwise Output(Inverse) Column Address 79-n ←→ Segment Driver n
  - 1 :Clockwise Output (Normal) Column Address n  $\leftarrow \rightarrow$  Segment Driver n
- ON/OFF : Indicate the whole display On/Off status.
  - 0 : Whole Display "On"
  - 1 : Whole Display "Off"
  - (Note) The data "0=On" and "1=Off" of Display On/Off status read out is inverted with the Display On/Off instruction data of "1=On" and "0=Off".

RESET : Indicate the initialization period by RST signal or reset instruction.

- 0:
- 1 : Initialization Period

(f) Display Data Write

This instruction write the 8-bit data on the data bus into the Display Data RAM.

The column(segment) address increase "1" automatically when writing, therefore, the MPU can write the 8-bit data into the Display Data RAM without address setting.



#### (g) Display Data Read

This instruction read out the 8-bit data from Display Data RAM which addressed by the column and page address. In case of the Read Modify Write Mode is Off, the column address increase "1" automatically after each read out, therefore, the MPU can read out the 8-bit data from the Display Data RAM continuously without address setting.

One time of dummy read must be required after column address set as explain in (4-3).



#### (h) ADC Select

This instruction set the correspondence of column address in the Display Data RAM and segment driver output. (See Fig. 1.) Therefore, the order of segment output can be changed by the software, and no restriction of the LSI placement against the LCD panel.



#### (i) Static Drive On/Of

This instruction executes the all common output terns on and whole display on obligatory.



When the Display Off mode is selected (Display Off) in Static Drive On status, the internal circuits put on the power save mode.

#### (j) Duty Select

This instruction set the LCD driving duty ratio.



(k) Read Modify Write

After this instruction is executed, the column address increase "1" automatically when Display Data Write Instruction execution, but it is not changed when the Display Data Read Instruction execution.

This status continues during End instruction execution. When the End instruction is entered the column address back to the address where Read Modify Write instruction entering.

By this function, the load of MPU for example cyclic data writing operation like as cursor blink etc., can be reduced.



Note) During the Read Modify Write mode, any instruction except Column Address Set can be executed.

(I) Sequence of cursor display



(m) End

This instruction release the Read Modify Write mode and the column address back to the address where the read modify write mode setting.



#### (n) Reset

This instruction executes the following initialization.

Initialization

- 1, Set the 1st line in the Display Start Line Register.
- 2, Set the page 3 in the Page Register.

In this time, there are no influence to the Display Data RAM.

			R/W								
	AO	RD	WR	D7	D6	D٥	D₄	Dз	D2	<b>D</b> 1	Do
Code	0	1	0	1	1	1	0	0	0	1	0

The reset signal input to the RST terminal must be required for the initialization when the power terns on.

(Note) The initialization when the power turns on can not be executed by Reset instruction.

#### (o) Power Save(Dual Command)

When both of Display Off and Static Drive On are executed, the internal circuits put on the power save mode and the current consumption is reduced as same as stand by current. The internal status in this mode are as follows;

- 1, Stop the LCD driving. Segment and Common drivers output VDD level.
- 2, Stop the oscillation or inhibit the external clock input. Then the terminal OSC<sub>2</sub> becomes floating status.
- 3, Keeping the display data and operating mode.

The power save mode is released by Display on or static drive off instruction.

To reduce the total power consumption, the current flow on the bleeder resistance must be cut by the transistor etc. during the power save mode as shown below.



#### (4) MPU Interface

(4-1) 68 or 80 type MPU interface selection.

The NJU6572A can interface both of 68 or 80 type MPU bus directly by setting the RST level after reset instruction entered as shown Table. 2.

The data transfer is executed between D0 to D7 of NJU6572A and the MPU data bus.

Table. 2.

Level of RST	Type of MPU	AO	E	R/W	Do~D7
<i>"</i> H″	68 type	1	1	1	1
"L"	80 type	1	RD	WR	1

#### (4-2) Discrimination of the data bus signal.

The NJU6572A discriminates the data bus signal by combination of A0, E(RD), and R/W(WR) signals as shown Table. 3.

T	ab	I	e.	3.
---	----	---	----	----

Common	68 type	80 t	уре	E u s s t i s s
AO	R/W	RD	WR	Function
1	1	0	1	Display Data Read out
1	0	1	0	Display Data Write
0	1	0	1	Status Read
0	0	1	0	Command Input to the Register

(4-3) Access to the Display Data RAM and Internal Register.

The NJU6572A is operating as one of Pipe-line processor by the bus-holder connecting to the internal data bus to adjust the operation frequency between MPU and the Display Data RAM or Internal Register.

For example, when the MPU write the data into the Display Data RAM, the data is held in the bus-holder at once then write into the Display Data RAM by next data write cycle.

Therefore high speed data transmission between MPU and NJU6572A is available because of the limitation of access time of NJU6572A looking from MPU is just determined by the cycle time only which ignored the access time of t<sub>ACC</sub> and t<sub>DS</sub> of Display Data RAM.

If the cycle time can not be kept in the MPU operation, NOP operation cycle must be insert which equivalent to the waiting operation.

Please note that the read out data is a address data when the read out execution just after the address setting. Therefore, one dummy read must be required after address setting or write cycle as shown in Fig. 2.



Fig.2 MPU Interface Timing

#### ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage (1)	VDD	- 0.3 ~ + 7.0	V
Supply Voltage (2)	V 1~V 5	VDD - 11.0 ~ VDD + 0.3	V
Input Voltage	V IN	-0.3 ~ VDD + 0.3	V
Operating Temperature	Topr	- 30 ~ + 80	°C
Storage Temperature	Tstg	- 55 ~ + 125	°C

Note 1) If the LSI are used on condition above the absolute maximum ratings, the LSI may be destroyed. Using the LSI within electrical characteristics is strongly recommended for normal operation. Use beyond the electric characteristics conditions will cause malfunction and poor reliability.

Note 2) All voltage values are specified as Vss = 0 V.

Note 3) The relation :  $V_{DD} \ge V_1 \ge V_2 \ge V_3 \ge V_4 \ge V_5$  must be maintained.

Note 4) Decoupling capacitor should be connected between VDD and Vss due to the stabilized operation for the voltage converter.

(VDD=5V±10%, Vss=0V, Ta=-20~+75°C)

(Ta=25°C)

PARAMETER		SYMBOL	CON	DITIONS	MIN.	TYP.	MAX.	UNIT	Note
Operating	Recommend	Vaa			4.5	5.0	5.5	v	
Voltage(1)	Available	VDD			2.4		5.5	v	5
	Recommend	Ve					VDD-3.5		
Operating	Available	٧٥			VDD-10			v	
Voltage(2)	Available	V1, V2			VDD-0.6VLCD		VDD	v	
	Available	V3, V4			V5		VDD-0.4VLCD		
	4	∨інт	CS, A0, Do~D	7, E, RW	2.0		VDD		
Input	I	VILT		Terminals	Vss		0.8	- v	
Voltage	2	VIHC	CL, FR, M/S, İ	RST	0.8VDD		VDD		
	2	VILC		Terminals	Vss		0.2VDD		
		Vонт	D0~D7	lo <del>н</del> =-3.0mA	2.4				
		VOLT	Terminals	IOL= 3.0mA			0.4		
Output	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	VOHC1	ED Terminel	lo <del>н</del> =-2.0mA	2.4			v	
Voltage		Volc1	rk leiminai	10L= 2.0mA			0.4		
Voltage		VOHC2	CI Terminol	ko <del>н</del> =-120uA	0.8VDD				
linnut Looko	ao Curront	lLi	A0, E, R/W, C	S, CL, RST	-1.0		1.0		
input Leeka	ge Current	LO	Do~D7, FR Te	rminals	-3.0		3.0	<u>и</u> ~	6
	nointanna	Bou		V5=VDD-5.0V		5.0	7.5	ko	7
Driver OfFic	esistance			V5=VDD-3.5V		10.0	50.0	K52	
Stand-by C	urrent	IDDQ	M/S=Vss, CS	=CL=VDD		0.05	1.0	uΑ	
0	D	IDD1	Display V5=0\	/, fcL=2kHz		9.5	15.0		
Operating C	Juneni	IDD2	Accessing, tcy	/c=200kHz		300	500	uA - kΩ	8
External Clo	ock	fCL				2.0		kHz	
Reset Time	1	tR	RST Terminal		1.0		1000	us	

Note 5) NJU6572A can operate wide operating range, but it is not guarantee immediate voltage changing during the accessing of the MPU.

Note 6) Apply to the High-impedance state of  $D_0$  to  $D_7$  and FR terminals.

Note 7) Row is the resistance values between power supply terminals(V1, V2, V3, V4) and each output termi nals of common and segment supplied by 0.1V.

Note 8) The IDD2 is specified under the condition of cyclic(tcyc)inverted data input cont inuously.

The operating current during the accessing is proportionate to the frequency of  $t_{cyc}$ . In the no accessing it is as same as  $I_{DD1}$ .

PARA	METER	SYMBOL	CON	DITIONS	MIN.	TYP.	MAX.	UNIT	Note
Operating Voltage(1)	Recommend	VDD			2.4	3.0	3.3	v	9
	Recommend	V5			VDD-10		VDD-3.5		
Operating	Available	V5			VDD-10			v	
Voltage(2)	Available	V1, V2	VLCD=VDD-V5		VDD-0.6VLCD		VDD	v	
	Available	V3, V4		•	V5		VDD-0.4VLCD		
	1	VIHT	CS, A0, Do~D7, E, R/W		0.8VDD		VDD		
Input	I.	VILT		Terminals	Vss		0.2VDD	l v l	
Voltage	2	VIHC	CL, FR, M/S, RST		0.8VDD		VDD	v	
		VILC		Terminals	Vss		0.2VDD		
		Vонт	D0~D7	Ю <b>н</b> ≕-500uA	0.8VDD				
		VOLT	Terminals	IOL= 500uA			0.2VDD		
Output	1	VOHC1	ED Terminel	lo <b>⊢</b> ≕-500uA	0.8VDD			v	
Dutput Voltage		VOLC1 FR Terminal	IOL= 500uA			0.2VDD	Ň		
	2	VOHC2	CL Terminal	loн≕-50uA	0.8VDD				
	2	VOLC2		IOL= 50uA			0.2VDD		
Input Leeka	do Currort	lu lu	A0, E, R/W, C	Š, CL, <del>RST</del>	-1.0		1.0	υA	
input Leeka	ge Current	ILO	D0~D7, FR Te	rminals	-3.0		3.0	u-	10
Driver On-re	esistance	Roni	SEG,COM Term. Ta=25°C	V5=0V		10.0	50.0	kΩ	11
Stand-by C	urrent	IDDQ	M/S=Vss, CS	=CL=VDD		0.05	1.0	uΑ	
On anotine of		IDD1	Display V5=0\	/, fcL=2kHz		6.0	12.0		
Operating C	Jurrent	IDD2	Accessing, tcy	/c=200kHz		300	500	uA	12
External Clo	ock	fCL				2.0 kH		kHz	
Reset Time		tR	<b>RST</b> Terminal		1.0		1000	us	

Note 9) NJU6572A can operate wide operating range, but it is not guarantee immediate voltage changing during the accessing of the MPU.

Note 10) Apply to the High-impedance state of  $D_0$  to  $D_7$  and FR terminals.

Note 11) RoN is the resistance values between power supply terminals(V1, V2, V3, V4) and each output terminals of common and segment supplied by 0.1V.

Note 12) The I<sub>DD2</sub> is specified under the condition of cyclic(t<sub>cyc</sub>)inverted data input cont inuously. The operating current during the accessing is proportionate to the frequency of t<sub>cyc</sub>. In the no accessing it is as same as I<sub>DD1</sub>.

#### BUS TIMING CHARACTERISTICS

•Read / Write operation sequence (68 Type MPU)

(VDD=5.0V±10%, Vss=0V, Ta=-20~+75°C)									
PAR	SYMBOL	MIN.	MAX.	CONDITION	UNIT				
Address Set U	o Time	A0, E/W,	tAW6	20					
Address Hold Time		CS	tah6	10					
System Cycle Time		Terminals	tcyc6	1000					
Enable	Read	E Terminal	tew	100					
Pulse Width	Write		LEVV	80			ns		
Data Set Up Ti	me		tDS6	80		· ·			
Data Hold Time		D0~D7	tDH6	10					
Access Time		Terminals	tACC6		90	CL=100pF			
Output Disable Time			tohe	0	60				

(VDD=2.4V~3.3V, Vss=0V, Ta=-20~+75°C)

PARAMETER			SYMBOL	MIN.	MAX.	CONDITION	UNIT
Address Set Up	Address Set Up Time		tAW6	40			
Address Hold Time		CS	tah6	40			
System Cycle Time		Terminals	tCYC6	2000			
	Read	E Terminal	tew	200		]	
	Write			160			ns
Data Set Up Tir	ne		tDS6	160			
Data Hold Time		D0~D7	tDH6	40			
Access Time		Terminals	tACC6		300	CL=100pF	
Output Disable Time			tон6	0	120	CL=100pF	

Note 13) Input signal rise time(tr) and fall time(tr) are less than 15ns.



fig.3 Bus Read / Write operation sequence (68 Type MPU)

•Read / Write operation sequence (80 Type MPU)

			· · ·			•
PARAMETE	SYMBOL	MIN.	MAX.	CONDITION	UNIT	
Address Set Up Time	A0, <del>CS</del>	taw8	20			
Address Hold Time	Terminal	tAH8	10			
System Cycle Time	RW, WR	tCYC8	1000			
Control Pulse Width	Terminals	tcc	200			20
Data Set Up Time		tDS8	80			ns
Data Hold Time	D0~D7	tDH8	10			
RD Access Time	Terminals	tACC8		90	CL=100pF	
Output Disable Time		tOH8	0	60		

(VDD=5.0V±10%, Vss=0V, Ta=-20~+75°C)

(VDD=2.4V~3.3V, Vss=0V, Ta=-20~+75°C)

PARAMETER		SYMBOL	MIN.	MAX.	CONDITION	UNIT
Address Set Up Time	A0,CS	tAW8	40			
Address Hold Time	Terminal	tAH8	40			
System Cycle Time	RW, WR	tCYC8	2000			
Control Pulse Width	Terminals	tcc	400			20
Data Set Up Time		tDS8	160			ns
Data Hold Time	D0~D7	tDH8	40			
RD Access Time	Terminals	tACC8		300	C1=100pE	
Output Disable Time		tOH8	0	120	C∟=100pF	

Note 14) Input signal rise time(t<sub>f</sub>) and fall time(t<sub>f</sub>) are less than 15ns.



fig. 4 Bus Read / Write operation sequence (80 Type MPU)

• Display control timing characteristics (Both of 68 and 80 type MPU)

Input Timing						(VDD=5.0V±10%, Vss=0V, Ta=-20~+75°C)				
PARAMETER	SYMBOL	MIN.	TYP.	MAX.	CONDITION	UNIT				
"L" Level Pulse Width	tWLCL	35								
"H" Level Pulse Width	twhcl	35			] [	us				
Rise Time	tr		30	150	] [	20				
Fall Time	tf		30	150	] [	ns				
FR Delay Time (NJU6572A Slave)	tDFR	-2.0		2.0		us				

	(VDD=2.4V~3.3V, Vss=0V, Ta=-20						
PARAMETER	SYMBOL	MIN.	TYP.	MAX.	CONDITION	UNIT	
"L" Level Pulse Width	twlcl	70					
"H" Level Pulse Width	tWHCL.	70			]	us	
Rise Time	tr		60	300	] [		
Fall Time	tr		60	300	] [	ns	
FR Delay Time (NJU6572A Slave)	tDFR	-4.0		4.0	] [	us	

Output Timing	(VDD=5	0V±10%,	Vss=0V, Ta=-20	)~+75°C)		
PARAMETER	SYMBOL	MIN.	TYP.	MAX.	CONDITION	UNIT
FR Delay Time (NJU6572A Master)	<b>t</b> DFR		0.2	0.4	CL=100pF	us

	(VDD=2.4V~3.3V, Vss=0V, Ta=-20~+75°C)					
PARAMETER	SYMBOL	MIN.	TYP.	MAX.	CONDITION	UNIT
FR Delay Time (NJU6572A Master)	tDFR		0.4	0.8	CL=100pF	us



fig. 5 Display control timing characteristics

.

#### LCD DRIVING WAVEFORM



#### ■ APPLICATION CIRCUITS 1

#### -68 type MPU Interface



• 80 type MPU Interface



#### ■ APPLICATION CIRCUITS 2

(1) 16 x 61 dots Driving Application Circuits (NJU6572A Single Operation)





(2) 32 x 122 dots Driving Application Circuits (Common and Segment Drivers Extension by using two of NJU6572A)





## **MEMO**

[CAUTION] The specifications on this databook are only given for information , without any guarantee as regards either mistakes or omissions. The application circuits in this databook are described only to show representative usages of the product and not intended for the guarantee or permission of any right including the industrial rights.

New Japan Radio Co.,Ltd.