

VM312

10-CHANNEL, HIGH-PERFORMANCE, THIN-FILM HEAD, READ/WRITE PREAMPLIFIER

July, 1992

FEATURES

- · High Performance:
 - Read mode gain = 150V/V
 - Low input noise = 0.8nV/√Hz maximum
 - Input capacitance = 30pF maximum
 - Write current range = 10mA to 40mA
 - Head inductance range = 200nH to 3µH
 - Head voltage swing = 7Vp-p minimum
- Write current rise time = 5ns
- Low Power Dissipation
- Enhanced System Write-to-Read Recovery Time
- Power Supply Fault Protection
- Schottky Isolated Damping Resistor Standard
- Write Unsafe Detection
- +5V and +12V Power Supply Requirement
- Mirror Image Pinout Options Available
- Available in 4, 6, 8, 9 or 10 Channel Options
- Pin-compatible with SSI 32R512


DESCRIPTION

The VM312 is a high-performance, low-power, bipolar monolithic read / write preamplifier designed for use with twoterminal thin-film recording heads. It provides write current control, data protection circuitry and a low-noise read preamplifier for ten channels. When unselected, the device enters a sleep mode, with power dissipation reduced to less than 180mW. Fault protection is provided so that during power supply sequencing the write current generator is disabled. System write-to-read recovery time is minimized by maintaining the read channel common-mode output voltage in the write mode.

Very low power dissipation from +5V and +12V supplies is achieved through use of high-speed bipolar processing and innovative circuit design techniques. A 400-ohm damping resistor is included on-chip in series with a Schottky diode pair to maintain high input resistance in the read mode.


The VM312 is available in a variety of package configurations, please consult factory for availability.

CONNECTION DIAGRAMS



For additional connection diagrams see page 2-16

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Power Supply Voltages:
V _{DD} 0.3V to +14V
V _{CC} 0.3V to +7V
Write Current (I _W) 100mA
Input Voltages:
Digital Input Voltage V _{IN} 0.3V to (V _{CC} + 0.3)V
Head Port Voltage V _H 0.3V to (V _{DD} + 0.3)V
WUS Pin Voltage Range V _{WUS} 0.3V to +14V
Output Current:
RDX, RDY: I _O 10mA
WUS: I _{WUS} +12mA
WUS: I _{WUS} +12mA Junction Temperature, 150°C
Junction Temperature,
Junction Temperature,
Junction Temperature,
Junction Temperature, 150°C Storage Temperature Range -65° to 150°C Thermal Characteristics, Θ _{JA} : 28-lead SOIC 65°C/W

RECOMMENDED OPERATING CONDITIONS

DC Power Supply Voltage:	
V _{DD}	 12V ± 10%
V _{CC}	 5V ± 10%
Operating Junction Temperature	 0°C to 125°C

CIRCUIT OPERATION

The VM312 addresses ten two-terminal thin film heads, providing write drive or read amplification. Head selection and mode control are accomplished with pins HSn, CS and RW, as shown in Tables 1 and 2. Internal resistor pullups provided on pins CS and R/W will force the device into a non-writing condition if either control line is opened accidentally.

Write Mode

The write mode configures the VM312 as a current switch and activates the write unsafe (WUS) detection circuitry. Write current is toggled between the X and Y direction of the selected head on each high-to-low transition on pin WDI (write data input).

A preceding read operation initializes the write data flip-flop (WDFF) so that upon entering the write mode current flows into the "X" head port.

The write current magnitude is determined by an external resistor connected between the WC pin and ground. An internally generated 1.71V reference voltage is present at the WC pin. The magnitude of the write current $(0-pk, \pm 8\%)$ is:

$$I_W = 1.65 \text{ V/ R}_{WC}$$

Typically, an adjustment to the calculated head current is required to account for current shunted by the damping resistor. This complication is avoided in the VM312H because the internal damping resistors are series-connected with Schottky diode pairs.

In multiple-device applications, a single R_{WC} resistor may be made common to all devices.

Power supply fault protection improves data security by disabling the write current generator during a voltage fault or power supply sequencing. Additionally, the write unsafe detection circuitry will flag any of the conditions listed below as a high level on the open collector output pin, WUS. Two negative transitions on pin WDI, after the fault is corrected, may be required to clear the WUS flag.

- · No write current
 - Open head
- Device not selected
- WDI frequency too low
- Device in read mode

Read Mode

The read mode configures the VM312 as a low-noise differential amplifier and deactivates the write current generator and write unsafe detection circuitry. The RDX and RDY outputs are emitter followers and are in phase with the "X" and "Y" head ports. These outputs should be AC coupled to the load. The RDX, RDY common-mode voltage is maintained in the write mode, minimizing the transient between write mode and read mode, substantially reducing the recovery time delay to the subsequent Pulse Detection circuitry.

Idle Mode

When CS is high, virtually the entire circuit is shut down so that power dissipation is reduced to less than 180 mW for a **sleep mode**.

Table 1: Head Select

HS3	HS2	HS1	HS0	HEAD
0	0	0 .	0	0
0	0	0	1	1
0	0	1	0	2
0	0	1	1	3
0	1	0	0	4
0	1	0	1	5
0	1	1	0	6
0	1	1	1	7
1	0	0	0	8
1	0	0	1	9

Table 2: Mode Select


<u>cs</u>	R/W	MODE
0	0	Write
0	1	Read
1	x	ldle

PIN DESCRIPTIONS

NAME	TYPE	DESCRIPTION
HS0-HS3	I *	Head Select: selects one of ten heads
CS	1	Chip Select: a low level enables the device
R/W	*	Read/Write: a high level selects Read mode
wus	0*	Write Unsafe: Open collector output, high level indicates an unsafe writing condition
WDI	l*	Write Data In: a negative transition toggles the direction of the head current
H0X - H9X H0Y - H9Y	I/O	X,Y Head Connections
RDX, RDY	0*	X,Y Read Data: differential read data output
wc	*	Write Current: used to set the magnitude of the write current
vcc	-	+5V Logic Circuit Supply
VDD	-	+12V
GND	_	Ground

^{*} When more than one R/\overline{W} device is used, these signals can be wire OR'ed

TYPICAL APPLICATION



DC CHARACTERISTICS Unless otherwise specified, recommended operating conditions apply.

PARAMETER	SYM	CONDITIONS	MIN	TYP	MAX	UNITS
	l _{DD}	Read Mode			31	
VDD Supply Current		Write Mode			30 + I _W	mA
		ldle Mode			12	
		Read Mode			47	
VCC Supply Current	lcc	Write Mode			27	mA
		Idle Mode			4.0	
Power Dissipation (T _J = 125°C)	P _D	Read Mode		500	670	
		Write Mode: I _W = 20mA		625	800	mW
		Idle Mode		105	180	•
Input Low Voltage	V _{IL}				0.8	V
Input High Voltage	V _{IH}		2.0			V
Input Low Current	Ι _Ι L	V _{IL} = 0.8V	-0.4			mA
Input High Current	Iн	V _{IH} = 2.0V			100	μА
WUS Output Low Voltage	V _{OL}	I _{OL} = 8mA			0.5	٧
VDD Fault Voltage	V _{DDF}		9.0		10.5	V
VCC Fault Voltage	V _{CCF}		3.8		4.3	V
Head Current (HnX, HnY)	^L H	Write Mode, $0 < V_{CC} \le 3.8V$ $0 < V_{DD} < 9V$	-200		+200	^
		Read / Idle Mode, 0 < V _{CC} < 5.5V 0 < V _{DD} < 13.2V	-200		+200	μΑ

READ CHARACTERISTICS Unless otherwise specified, recommended operating conditions apply, C_L (RDX, RDY) < 20pF and R_L (RDX, RDY) = $1k\Omega$.

PARAMETER	SYM	CONDITIONS	MIN	TYP	MAX	UNITS
Differential Voltage Gain	AV	V _{IN} = 1mVp-p @300KHz	125		175	V/V
Bandwidth BW	5)4	-1dB l Zs l $< 5\Omega$ V _{IN} $= 1$ mVp-p @300KHz	25			
	DVV	-3dB I Zs I $< 5\Omega \text{ V}_{\text{IN}}$ = 1mVp-p @300KHz	45			MHz
Input Noise Voltage	e _{in}	BW = 15MHz, L _H = 0, R _H = 0		0.65	0.8	nV/√Hz
Differential Input Capacitance	C _{IN}	V _{IN} = 1mVp-p, f = 5MHz		22	30	рF
Differential Input Resistance	R _{IN}	V _{IN} = 1mVp-p, f = 5MHz (25°C < T _A < 125°C)	500	1000		Ω
Dynamic Range	DR	AC input voltage where the gain falls to 90% of the gain @ 0.2mVrms input, f = 5MHz	2			mVrms
Common Mode Rejection Ratio	CMRR	V _{IN} = VCC + 100mVp-p @5MHz	54			dB
Power Supply Rejection Ratio	PSRR	100mVp-p @5MHz on V _{DD} 100mVp-p @5MHz on V _{CC}	54			dB
Channel Separation	cs	Unselected channels driven with 100mVp-p @5MHz Selected Channels V _{IN} = 0mVp-p	45			dB
Output Offset Voltage	Vos		-250		+250	mV
RDX,RDY Common Mode	Voca	Read Mode	V _{CC} -2.8	V _{CC} -2.3	V _{CC} -2.0	V
Output Voltage	Vосм	Write Mode	V _{CC} -2.8	V _{CC} -2.3	V _{CC} -2.0	v
Single-Ended Output Resistance	R _{SEO}	f = 5MHz			30	Ω
Output Current	^l o	AC Coupled Load, RDX to RDY	3.2			mA

WRITE CHARACTERISTICS Unless otherwise specified, recommended operating conditions apply, I_W = 20mA, L_H = 1.0 μ H, R_H = 30 Ω and f_{DATA} = 5MHz.

PARAMETER	SYM	CONDITIONS	MIN	TYP	MAX	UNITS
WC Pin Voltage	v _{wc}			1.65		٧
Differential Head Voltage Swing	V _{DH}	I _W = 40mA	7			Vp-p
Unselected Head Current	luH				1	mA(pk)
Differential Output Capacitance	C _{OUT}				25	pF
Differential Output Resistance	R _{OUT}		3.2			kΩ
WDI Transition Frequency	f _{DATA}	WUS = LOW	1.7			MHz
Write Current Range	l _W	41.25Ω < R _{WC} < 165Ω	10		40	mA
Write Current Tolerance	ΔlW	I _W range 10mA to 40mA	-8		+8	%

SWITCHING CHARACTERISTICS (See Figure 1) Unless otherwise specified, recommended operating conditions apply, $I_W = 20mA$, $L_H = 1.0\mu H$, $R_H = 30\Omega$ and $f_{DATA} = 5MHz$.

PARAMETER	SYM	CONDITIONS	MIN	TYP	MAX	UNITS
Read to Write Mode	tRW	Delay to 90% of write current			0.6	μs
R/W to Read Mode	twR	Delay to 90% of 100mV, 10MHz Read Signal envelope or to 90% decay of write current			0.6	μs
CS to Select	t _{IR}	Delay to 90% of write current or to 90% of 100mV, 10MHz Read signal envelope			0.6	μs
CS to Unselect	t _{IW}	Delay to 10% of write current			0.6	μs
HS0, 1, 2, 3 to Any Head	tHS	Delay to 90% of 100mV, 10MHz Read signal envelope			0.4	μs
Safe to Unsafe	t _{D1}	50% WDI to 50% WUS	0.6		3.6	μs
Unsafe to Safe	t _{D2}	50% WDI to 50% WUS			1	μs
Prop. Delay	t _{D3}	From 50% points, $L_H = 0$, $R_H = 0$			32	ns
Asymmetry	ASYM	WDI has 50% duty cycle & 1ns rise/fall time, L _H = 0, R _H = 0			0.5	ns
Rise/Fall Time	t _r /t _f	10%-90% points, I _W = 20mA L _H = 0, R _H = 0			5	ns
Rise/Fall Time	t _r /t _f	10%-90% points, $I_W = 20mA$ $L_H = 600nH$, $R_H = 20\Omega$			9	ns




Figure 1: Write Mode Timing Diagram

ADDITIONAL CONNECTION DIAGRAMS HOX D GND □ нох GND HOY 33 NC NC HOY GND нох H1X 3 32 2 31 HOY NC CS HIX HS3 NC CS H1Y <u>____</u> 4 31 cs 3 30 H1X H1Y H2X 5 30 29 28 27 26 25 24 23 R/W RW H2X RW 29 28 27 26 25 24 H1Y H2Y 6 7 wc 5 H2X wc wc H2Y нзх ___ 7 28 RDY 6 H2Y RDY RDY нзх нзу 8 RDX 8 27 НЗҮ RDX нзх RDX H4X HS0 26 H4X HS0 я H3V 25 24 23 10 9 HAX H4Y HS1 HS1 10 H4Y HS1 10 23 H4Y HSY 11 HS2 HS2 □ 11 H5X HS2 22 12 11 H5X H5Y VCC vcc VCC 12 H5Y 13 22 22 12 21 H5Y WDI H6X WDI WDI 1.3 HEY 21 21 13 20 H6Y 14 H6Y wus WUS WUS H7X 15 15 20 H7X VDD 14 19 H6Y NC NC 19 15 18 н7х H7Y 16 16 19 VDD vnn VDD H7Y 17 VDD VDD 16 17 H7Y 8-Channel 8-Channel 8-Channel 32-lead SOIC 34-lead SOIC 34-lead SOIC VM3128PMJ VM3128PO34J VM3128PM34J нох 🗀 GND GND HOX H0Y = 33 HS3 H<u>S3</u> 2 33 HOY 3 32 cs 6 5 4 3 2 1 44 43 42 41 40 3 32 31 cs H1X 31 ⊐ RÆ RW H1Y H1Y C H2X □ H2Y □ 5 30 29 28 27 26 25 ⊐ wc 30 B K.W 5 WC. H₂X H2X 🗆 38 T DOV 29 **PDV** 6 H2V H2Y 4 37 þ wc нзх ⊏ 28 27 □ RDX RDX нзх нэх 36 P RDY T HS0 HSO H3Y H3Y 011 35 Þ RDX H4X ☐ H4Y ☐ 9 T HS1 26 H4X HS1 □ HS2 HAX C 34 ₽ HSO 10 25 HS2 H4Y 33 24 ⊒ vcc HAY Þ нs₁ н5х ⊏ 11 24 H5X vcc H5X □ 32 □ HS2 H5Y □ 12 23 □ woi WDI 23 H5Y 15 31 b нs₃ 22 H5Y н6х ⊏ 13 → wus 13 22 Hex wus lo vcc H6X 30 H6Y □ 14 21 □ VDD VDD 14 21 H6Y 29 H7X | H6Y Ē WDI 15 20 ☐ H9Y 15 20 нтх H9Y 16 ⊐н9х 16 19 H7Y Н9Х 17 18 H8X 10-Channel 10-Channel 10-Channel 34-lead SOIC 34-lead SOIC 44-lead PLCC VM31210POJ VM31210PMJ VM31210PLJ нох 🗀 GND HOX GND 33 HOY 35 HS3 HS3 CS HOY GND HOX IT NC CS H1X H1X 🗀 34 2 HOY C 27 ⊐ NC RW 31 HIY H₁Y 33 н1Х 🗀 3 26 R/W 5 30 H2X H2X □ 5 32 , RW H1Y 🗀 25 6 7 31 wc RDY 6 29 28 27 26 25 24 23 22 H2Y H2Y Н2Х □ 5 24 wc. нзх 🗆 RDY RDX нзх 30 6 7 23 RDY H2Y C 29 RDX нзу 8 HS0 я НЗҮ нзх 🗀 22 RDX H4X C 28 27 HS0 9 HS1 9 H4X НЗҮ □ 21 _ HS0 10 HS2 10 H4Y H4Y HS1 HS1 HS2 VCC H4X 🗀 20 н₅х ⊏ 26 HS2 11 11 VCC H5X H4Y 🗀 19 10 H5Y 12 25 VCC 12 WDI H5Y 11 18 ⊒ vcc нѕх 🗀 13 нех 🗀 24 WDI H6X 13 WUS ₩Di H5Y 🗀 17 14 21 H6Y 14 23 WUS H6Y VDD ⊐ wus 13 16 NC = 15 20 H7X □ 15 22 DOV = H7X NC VDD NC E ె 21 16 19 H7Y н7ү 16 NC. HAY нах ⊏ _ H9Y нвх 17 20 18 NC □ H9X 9-Channel 6-Channel 34-lead SOIC 28-Lead SSOP 10-Channel VM3129PMJ VM3126SSJ 36-lead SOIC VM31210PO36J