



Integrated Device Technology, Inc.

CMOS STATIC RAM 16K (16K x 1-BIT)

IDT6167SA
IDT6167LA

FEATURES:

- High-speed (equal access and cycle time)
 - Military: 15/20/25/35/45/55/70/85/100ns (max.)
 - Commercial: 15/20/25/35ns (max.)
- Low power consumption
- Battery backup operation — 2V data retention voltage (IDT6167LA only)
- Available in 20-pin Cerdip and Plastic DIP, 20-pin CERPACK, 20-pin SOJ and 20-pin leadless chip carrier
- Produced with advanced CMOS high-performance technology
- CMOS process virtually eliminates alpha particle soft-error rates
- Separate data input and output
- Military product compliant to MIL-STD-883, Class B

DESCRIPTION:

The IDT6167 is a 16,384-bit high-speed static RAM organized as 16K x 1. The part is fabricated using IDT's high-performance, high reliability CMOS technology.


Access times as fast as 15ns are available. The circuit also offers a reduced power standby mode. When $\overline{CS}$ goes HIGH, the circuit will automatically go to, and remain in, a standby mode as long as $\overline{CS}$ remains HIGH. This capability provides significant system-level power and cooling savings. The low-power (LA) version also offers a battery backup data retention capability where the circuit typically consumes only 1 μ W operating off a 2V battery.

All inputs and the output of the IDT6167 are TTL-compatible and operate from a single 5V supply, thus simplifying system designs.

The IDT6167 is packaged in a space-saving 20-pin, 300 mil Plastic DIP or Cerdip, Plastic 20-pin SOJ, 20-pin CERPACK and 20-pin leadless chip carrier, providing high board-level packing densities.

Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

FUNCTIONAL BLOCK DIAGRAM



The IDT logo is a registered trademark of Integrated Device Technology, Inc.

MILITARY AND COMMERCIAL TEMPERATURE RANGES

MAY 1994


©1994 Integrated Device Technology, Inc.

5.1

DSC-1007/4
1

■ 4825771 0015065 480 ■

PIN CONFIGURATIONS



DIP/SOIC/CERPACK/SOJ
TOP VIEW

PIN DESCRIPTIONS

A ₀ –A ₁₃	Address Inputs
$\overline{CS}$	Chip Select
$\overline{WE}$	Write Enable
V _{CC}	Power
DIN	DATAIN
DOUT	DATAOUT
GND	Ground

2981 tbi 01

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Typ.	Max.	Unit
V _{CC}	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
V _{IH}	Input High Voltage	2.2	—	6.0	V
V _{IL}	Input Low Voltage	-0.5 ⁽¹⁾	—	0.8	V

NOTE: 2981 tbi 05
1 V_{IL} (min) = -3.0V for pulse width less than 20ns, once per cycle

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Temperature	GND	V _{CC}
Military	-55°C to +125°C	0V	5V ± 10%
Commercial	0°C to +70°C	0V	5V ± 10%

2981 tbi 06

CAPACITANCE (T_A = +25°C, f = 1.0MHz)


Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
C _{IN}	Input Capacitance	V _{IN} = 0V	7	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V	7	pF

NOTE: 2981 tbi 04
1 This parameter is determined by device characterization, but is not production tested

TRUTH TABLE (1)

Mode	$\overline{CS}$	$\overline{WE}$	Output	Power
Standby	H	X	High-Z	Standby
Read	L	H	DATAOUT	Active
Write	L	L	High-Z	Active

NOTE: 2981 tbi 02
1 H = V_{IH}, L = V_{IL}, X = Don't Care



LCC
TOP VIEW

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Com'l.	Mil.	Unit
V _{TERM}	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
T _A	Operating Temperature	0 to +70	-55 to +125	°C
T _{BIAS}	Temperature Under Bias	-55 to +125	-65 to +135	°C
T _{STG}	Storage Temperature	-55 to +125	-65 to +150	°C
P _T	Power Dissipation	1.0	1.0	W
I _{OUT}	DC Output Current	50	50	mA

NOTE: 2981 tbi 03
1 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC ELECTRICAL CHARACTERISTICS⁽¹⁾(V_{CC} = 5.0V ± 10%, V_{LC} = 0.2V, V_{HC} = V_{CC} - 0.2V)

Symbol	Parameter	Power	6167SA/LA15		6167SA/LA20		6167SA/LA25		Unit
			Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	
I _{CC1}	Operating Power Supply Current CS ≤ V _{IL} , Outputs Open, V _{CC} = Max, f = 0 ⁽³⁾	SA	90	90	90	90	90	90	mA
		LA	55	60	55	60	55	60	
I _{CC2}	Dynamic Operating Current CS ≤ V _{IL} , Outputs Open, V _{CC} = Max, f = f _{MAX} ⁽³⁾	SA	120	130	100	110	100	100	mA
		LA	100	110	80	85	70	75	
I _{SB}	Standby Power Supply Current (TTL Level) CS ≥ V _{IH} , Outputs Open, V _{CC} = Max, f = f _{MAX} ⁽³⁾	SA	50	50	35	35	35	35	mA
		LA	35	35	30	30	25	25	
I _{SB1}	Full Standby Power Supply Current (CMOS Level) CS ≥ V _{HC} , V _{CC} = Max V _{IN} ≥ V _{HC} or V _{IN} ≤ V _{LC} , f = 0 ⁽³⁾	SA	5	10	5	10	5	10	mA
		LA	0.9	2	0.05	2	0.05	0.9	

DC ELECTRICAL CHARACTERISTICS⁽¹⁾ (CONTINUED)(V_{CC} = 5.0V ± 10%, V_{LC} = 0.2V, V_{HC} = V_{CC} - 0.2V)

Symbol	Parameter	Power	6167SA/LA35		6167SA/LA45 ⁽²⁾		6167SA/LA55 ⁽²⁾		6167SA/LA70 ⁽²⁾		Unit
			Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	
I _{CC1}	Operating Power Supply Current CS ≤ V _{IL} , Outputs Open, V _{CC} = Max., f = 0 ⁽³⁾	SA	90	90	—	90	—	90	—	90	mA
		LA	55	60	—	60	—	60	—	60	
I _{CC2}	Dynamic Operating Current CS ≤ V _{IL} , Outputs Open, V _{CC} = Max, f = f _{MAX} ⁽³⁾	SA	100	100	—	100	—	100	—	100	mA
		LA	65	70	—	65	—	60	—	60	
I _{SB}	Standby Power Supply Current (TTL Level) CS ≥ V _{IH} , Outputs Open, V _{CC} = Max, f = f _{MAX} ⁽³⁾	SA	35	35	—	35	—	35	—	35	mA
		LA	20	20	—	20	—	20	—	15	
I _{SB1}	Full Standby Power Supply Current (CMOS Level) CS ≥ V _{HC} , V _{CC} = Max V _{IN} ≥ V _{HC} or V _{IN} ≤ V _{LC} , f = 0 ⁽³⁾	SA	5	10	—	10	—	10	—	10	mA
		LA	0.05	0.9	—	0.9	—	0.9	—	0.9	

NOTES:

1 All values are maximum guaranteed values

2 -55°C to +125°C temperature range only Also available, 85ns and 100ns Military devices

3 f_{MAX} = 1/trc, only address inputs cycling at f_{MAX} f = 0 means no Address inputs change

2980 tbl 07

DC ELECTRICAL CHARACTERISTICS

VCC = 5.0V ± 10%

Symbol	Parameter	Test Condition		IDT6167SA		IDT6167LA		Unit
				Min.	Max.	Min.	Max.	
ILI	Input Leakage Current	VCC = Max , VIN = GND to VCC	MIL	—	10	—	5	μA
			COM'L	—	5	—	2	
ILO	Output Leakage Current	VCC = Max , $\overline{CS}$ = VIH, VOUT = GND to VCC	MIL	—	10	—	5	μA
			COM'L	—	5	—	2	
VOL	Output Low Voltage	IOL = 8mA, VCC = Min		—	0.4	—	0.4	V
VOH	Output High Voltage	IOH = -4mA, VCC = Min		2.4	—	2.4	—	V

DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES

(LA Version Only) V_{LC} = 0.2V, V_{HC} = V_{CC} - 0.2V

Symbol	Parameter	Test Condition	Min.	Typ. ⁽¹⁾ VCC @		Max. VCC @		Unit
				2.0v	3.0V	2.0V	3.0V	
VDR	VCC for Data Retention	—	2.0	—	—	—	—	V
ICCDR	Data Retention Current	MIL COM'L	—	0.5	1.0	200	300	μA
			—	0.5	1.0	20	30	
tCDR	Chip Deselect to Data Retention Time	$\overline{CS} \geq V_{HC}$ VIN ≥ V _{HC} or ≤ V _{LC}	0	—	—	—	—	ns
tR ⁽³⁾	Operation Recovery Time	trc ⁽²⁾	—	—	—	—	—	ns
ILI ⁽³⁾	Input Leakage Current		—	—	—	2	2	μA


- NOTES:
- 1 TA = +25°C

2 trc = Read Cycle Time

3 This parameter is guaranteed by device characterization, but is not production tested

2981 tbl 09


LOW VCC DATA RETENTION WAVEFORM



AC TEST CONDITIONS


Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
AC Test Load	See Figures 1 and 2

2979 tbf 09



2981 drw 05

Figure 1. AC Test Load



2981 drw 05

Figure 2. AC Test Load
(for tCLZ, tCHZ, tWHZ and tOW)

*Includes scope and jig

AC ELECTRICAL CHARACTERISTICS (V_{CC} = 5.0V ± 10%, All Temperature Ranges)


Symbol	Parameter	6167SA15 6167LA15		6167SA20/25 6167LA20/25		6167SA35/45 ⁽¹⁾ 6167LA35/45 ⁽¹⁾		6167SA55 ^{(1)/70⁽¹⁾} 6167LA55 ^{(1)/70⁽¹⁾}		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Read Cycle										
t _{RC}	Read Cycle Time	15	—	20/25	—	35/45	—	55/70	—	ns
t _{AA}	Address Access Time	—	15	—	20/25	—	35/45	—	55/70	ns
t _{ACS}	Chip Select Access Time	—	15	—	20/25	—	35/45	—	55/70	ns
t _{CLZ} ⁽²⁾	Chip Deselect to Output in Low-Z	3	—	5/5	—	5/5	—	5/5	—	ns
t _{CHZ} ⁽²⁾	Chip Select to Output in High-Z	—	10	—	10/10	—	15/30	—	40/40	ns
t _{OH}	Output Hold from Address Change	3	—	5/5	—	5/5	—	5/5	—	ns
t _{PU} ⁽²⁾	Chip Select to Power-Up Time	0	—	0/0	—	0/0	—	0/0	—	ns
t _{PD} ⁽²⁾	Chip Deselect to Power-Down Time	—	15	—	20/25	—	35/45	—	55/70	ns
Write Cycle										
t _{WC}	Write Cycle Time	15	—	20/20	—	30/45	—	55/70	—	ns
t _{CW}	Chip Select to End-of-Write	15	—	15/20	—	30/40	—	45/55	—	ns
t _{AW}	Address Valid to End-of-Write	15	—	15/20	—	30/40	—	45/55	—	ns
t _{AS}	Address Set-up Time	0	—	0/0	—	0/0	—	0/0	—	ns
t _{WP}	Write Pulse Width	13	—	15/20	—	30/30	—	35/40	—	ns
t _{WR}	Write Recovery Time	0	—	0/0	—	0/0	—	0/0	—	ns
t _{DW}	Data Valid to End-of-Write	10	—	12/15	—	17/20	—	25/30	—	ns
t _{DH}	Data Hold Time	0	—	0/0	—	0/0	—	0/0	—	ns
t _{WHZ} ⁽²⁾	Write Enable to Output in High-Z	—	7	—	8/8	—	15/30	—	40/40	ns
t _{OW} ⁽²⁾	Output Active from End-of-Write	0	—	0/0	—	0/0	—	0/0	—	ns

2981 tbf 11


NOTES:

- 1 -55°C to +125°C temperature range only. Also available: 85ns and 100ns Military devices.
- 2 This parameter is guaranteed with AC Load (Figure 2) by device characterization, but is not production tested.

TIMING WAVEFORM OF READ CYCLE NO. 1(1, 2)



TIMING WAVEFORM OF READ CYCLE NO. 2(1, 3)



NOTES:

1. WE is HIGH for Read cycle
2. Device is continuously selected, CS is LOW
3. Address valid prior to or coincident with CS transition LOW
4. Transition is measured $\pm 200\text{mV}$ from steady state.

TIMING WAVEFORM OF WRITE CYCLE NO. 1, ($\overline{WE}$ CONTROLLED TIMING)^(1, 2, 4)



TIMING WAVEFORM OF WRITE CYCLE NO. 2, ($\overline{\text{CS}}$ CONTROLLED TIMING)^(1, 2, 4)



NOTES:

- 1 $\overline{WE}$ or $\overline{CS}$ must be inactive during all address transitions.
- 2 A write occurs during the overlap of a LOW $\overline{CS}$ and a LOW $\overline{WE}$
- 3 t_{WR} is measured from the earlier of $\overline{CS}$ or $\overline{WE}$ going HIGH to the end of the write cycle
- 4 If the $\overline{CS}$ low transition occurs simultaneously with or after the $\overline{WE}$ LOW transition, the outputs remain in the high-impedance state
- 5 Transition is measured $\pm 200mV$ from steady state
- 6 During this period, the I/O pins are in the output state and the input signals must not be applied

ORDERING INFORMATION

IDT	6167	XX	XXX	XX	X	
	Device Type	Power	Speed	Package	Process/ Temperature Range	
					Blank	Commercial (0°C to +70°C)
					B	Military (-55°C to +125°C) Compliant to MIL-STD-883, Class B
					P	300MIL Plastic DIP (P20-1)
					D	300MIL CERDIP (D20-1)
					L	300MIL Leadless Chip Carrier (L20-1)
					E	300MIL CERPACK (E20-1)
					Y	300MIL SOJ (SO20-1)
					15	} Speed in nanoseconds Military Only Military Only Military Only Military Only Military Only
					20	
					25	
					35	
					45	
					55	
					70	
					85	
					100	
					SA	Standard Power
					LA	Low Power

2981 drw 11

5