

2M x 8 SRAM MODULE

SYS82000FK - 020/025/35

Issue 1.1 : February 1999

11403 West Bernado Court, Suite 100, San Diego, CA 92127. Tel No: (619) 674 2233, Fax No: (619) 674 2230

Description


The SYS82000FK is a plastic 16Mbit Static RAM Module housed in a JEDEC standard 36 pin Dual In-Line package organised as 2Mx8.

The module utilises 512Kx8 SRAM's housed in SOJ packages, and uses double sided surface mount techniques, buried decoder and dual board construction to achieve a very high density module, emulating the 16Mbit monolithic pinout.

Access times of 20 to 35 ns are available. The $\overline{\text{OE}}$ pin allows faster access times than address access during a read cycle.

Features

- Access Times of 20/25/35 ns.
- 36 Pin JEDEC standard Dual-In-Line package.
- 5 Volt Supply ± 10%.
 - Low Power Dissipation:
 Average (min cycle) 2.15W (max).
 Standby (-L Version CMOS) 220mW (max).
- · Completely Static Operation.
- Low Voltage V_{CC} Data Retention.
- · Equal Access and Cycle Times.
- On-board Supply Decoupling Capacitors.



Pin Functions

Address Inputs

Data Input/Output

Chip Select

Write Enable

Output Enable

Power (+5V)

Ground

A0 ~ A20

D0 ~ D7

CS

WE

OE

OE

OE

OR

GND

Pin Definition A0 [36 □ A20 35 A19 A1 [A2 [A18 A3 □ 33 □ A17 A4 [5 32 A16 $\overline{\mathsf{CS}}$ 6 31 ŌĒ D0 E 30 □ D7 29 □ D6 D1 [8 9 TOP VIEW 28 □ GND Vcc E GND D 10 27 Vcc 26 □ D5 D2 🗆 11 25 D3 🗆 12 □ D4 WE C 13 24 □ A15 A5 C 14 23 □ A14 15 22 □ A13 A6 □ 21 A7 □ 16 □ A12 17 20 □ A11 **A8** E 19 A9 E 18 □ A10

Package Details

Plastic 36 Pin 0.6" Dual-In-Line Package.(DIP) ISSUE 1.1 February 1999 SYS82000FK - 20/25/35

DC OPERATING CONDITIONS

Absolute Maximum Ratings (1)					
Parameter	Symbol	Min	Тур	Мах	Unit
Voltage on any pin relative to V _{ss}	$V_{\top}^{(2)}$	-0.3	-	7.0	٧
Power Dissipation	$P_{_{\!T}}$	-	1.0	-	W
Storage Temperature	T_{stg}	-55	-	125	°C

Notes: (1) Stresses above those listed may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

(2) V_T can be -3.0V pulse of less than 30ns.

Recommended Operati	ng Conditions					
Parameter		Symbol	Min	Тур	Max	Unit
Supply Voltage		V _{cc}	4.5	5.0	5.5	٧
Input High Voltage		$V_{_{ m IH}}$	2.2	-	Vcc+0.3	V
Input Low Voltage		V	-0.3	-	8.0	V
Operating Temperature	(Commercial)	TA	0	-	70	°C
	(Industrial)	TAI	-40	-	85	°C

DC Electrical Characteristics (V _{cc}	=5V±10	%) TA 0 to 70 °C				
Parameter	Symbol	Test Condition	Min	Тур	max	Unit
I/P Leakage Current Address, OE, WE	I	$0V \le V_{IN} \le V_{CC}$	-20	-	20	μΑ
Output Leakage Current	I_{LO}	$\overline{\text{CS}} = V_{\text{IH}}, V_{\text{I/O}} = \text{GND to } V_{\text{CC}}, \overline{\text{OE}} = V_{\text{IH}}$	-20	-	20	μΑ
Operating Supply Current	I _{CC1}	Min. Cycle, $\overline{CS} = V_{IL}, V_{IL} \leq V_{IN} \leq V_{IH}$	-	-	390	mA
Standby Supply Current TTLlevels	I _{SB1}	$\overline{CS} = V_{IH}$	-	-	240	mA
CMOS levels	I _{SB2}	$\overline{\text{CS}} \ge \text{V}_{\text{CC}}\text{-}0.2\text{V}, \ 0.2 \le \text{V}_{\text{IN}} \le \text{V}_{\text{CC}}\text{-}0.2\text{V}$	-	-	60	mA
Output Voltage	V_{\scriptscriptstyleOL}	I _{OL} = 8.0mA	-	-	0.4	٧
	${\sf V}_{\sf OH}$	$I_{OH} = -4.0 \text{mA}$	2.4	-	-	٧

Typical values are at $V_{\rm CC}$ =5.0V, $T_{\rm A}$ =25°C and specified loading.

Capacitance (V _{cc} =5V±10%,T _A =25°C)		Note: Capacitano	e calculated	, not measur	ed.
Parameter	Symbol	Test Condition	max	Unit	
Input Capacitance (Address, OE, WE)	C _{IN1}	V _{IN} = 0V	35	pF	
Input Capacitance (other)	$C_{_{IN2}}$	$V_{IN} = 0V$	10	pF	
I/O Capacitance	$C_{_{I\!/\!O}}$	$V_{VO} = 0V$	47	pF	

AC Test Conditions

Output Load


* Input pulse levels: 0V to 3.0V

* Input rise and fall times: 5ns

* Input and Output timing reference levels: 1.5V

* Output load: see diagram

* V_{cc}=5V±10%



Operation Truth Table

<u>cs</u>	ŌĒ	WE	DATA PINS	SUPPLY CURRENT	MODE
Н	Х	Х	High Impedance	I_{SB1} , I_{SB2} , I_{SB3}	Standby
L	L	Н	Data Out	I _{CC1}	Read
L	Х	L	Data In	I _{CC1}	Write
L	Н	Н	High-Impedance	I _{SB1} , I _{SB2} , I _{SB3}	High-Z

Notes : $H = V_{|H}$: $L = V_{|L}$: $X = V_{|H}$ or $V_{|L}$

Low V _∞ Data Retention Characte	eristics - L	Version Only				
Parameter	Symbol	Test Condition	min	typ	max	Unit
V _{cc} for Data Retention	V _{DR}	$\overline{\text{CS}} \ge \text{V}_{\text{CC}}$ -0.2V	2.0	-	-	V
Data Retention Current	I _{CCDR1}	$2.0 \le Vcc \le 5.5V, \overline{CS} \ge Vcc - 0.2$	=.	-	2.4	mΑ
Chip Deselect to Data Retention Time	$t_{\scriptscriptstyle{CDR}}$	See Retention Waveform	0	-	-	ns
Operation Recovery Time	t _B	See Retention Waveform	t _{BC}	-	-	ms

Notes (1) Figures are measured over the comercial Temp range.

AC OPERATING CONDITIONS


Bead Cycle

		-02	20	-0.	25	-03	35	
Parameter	Symbol	min	max	min	max	min	max	Unit
Read Cycle Time	t _{RC}	20	-	25	-	35	-	ns
Address Access Time	t _{AA}	-	20	-	25	-	35	ns
Chip Select Access Time	t _{ACS}	-	20	-	25	-	35	ns
Output Enable to Output Valid	t_{oe}	-	10	-	12	-	14	ns
Output Hold from Address Change	t_{OH}	3	-	3	-	5	-	ns
Chip Selection to Output in Low Z	t _{cLZ}	0	-	0	-	0	-	ns
Output Enable to Output in Low Z	$t_{\scriptscriptstyle OLZ}$	0	-	0	-	0	=	ns
Chip Deselection to O/P in High Z	t _{chz}	0	9	0	10	0	12	ns
Output Disable to Output in High Z	t_{OHZ}	0	9	0	10	0	12	ns

		-20		-25		-35		
Parameter	Symbol	min	max	min	max	min	max	Unit
Write Cycle Time	t_{wc}	20	-	25	-	35	-	ns
Chip Selection to End of Write	t _{cw}	15	-	17	-	20	-	ns
Address Valid to End of Write	t _{aw}	15	-	17	-	20	-	ns
Address Setup Time	t _{AS}	0	-	0	-	0	-	ns
Write Pulse Width	t_{w_P}	15	-	17	-	20	-	ns
Write Recovery Time	t_{w_R}	0	-	0	-	3	=	ns
Write to Output in High Z	t_{wHz}	0	9	0	10	0	15	ns
Data to Write Time Overlap	t_{\scriptscriptstyleDW}	10	-	12	-	20	-	ns
Data Hold from Write Time	t _{DH}	0	-	0	-	0	-	ns
Output active from End of Write	t _{ow}	3	-	5	-	5	-	ns

SYS82000FK - 20/25/35 ISSUE 1.1 February 1999


Read Cycle Timing Waveform (1,2)




AC Read Characteristics Notes

- (1) WE is High for Read Cycle.
- (2) All read cycle timing is referenced from the last valid address to the first transition address.
- (3) t_{CHZ} and t_{OHZ} are defined as the time at which the outputs achieve open circuit conditions and are not referenced to output voltage levels.
- (4) At any given temperature and voltage condition, t_{CHZ} (max) is less than t_{CLZ} (min) both for a given module and from module to module.
- (5) These parameters are sampled and not 100% tested.

Write Cycle No.1 Timing Waveform(1.4)




Write Cycle No.2 Timing Waveform (1,5)



AC Write Characteristics Notes

- (1) All write cycle timing is referenced from the last valid address to the first transition address.
- (2) All writes occur during the overlap of \overline{CS} and \overline{WE} low.
- (3) If \overline{OE} , \overline{CS} , and \overline{WE} are in the Read mode during this period, the I/O pins are low impedance state. Inputs of opposite phase to the output must not be applied because bus contention can occur.
- (4) Dout is the Read data of the new address.
- (5) \overline{OE} is continuously low.
- (6) Address is valid prior to or coincident with \overline{CS} and \overline{WE} low, too avoid inadvertant writes.
- (7) $\overline{\text{CS}}$ or $\overline{\text{WE}}$ must be high during address transitions.
- (8) When \overline{CS} is low: I/O pins are in the output state. Input signals of opposite phase leading to the output should not be applied.
- (9) Defined as the time at which the outputs achieve open circuit conditions and are not referenced to output voltage levels. These parameters are sampled and not 100% tested.


Data Retention Waveform




SYS82000FK - 20/25/35 ISSUE 1.1 February 1999

Package Information Dimensions in mm

Plastic 36 Pin 0.6" Dual-in-Line (DIP)



Ordering Information



Note:

Although this data is believed to be accurate, the information contained herein is not intended to and does not create any warranty of merchantibility or fitness for a particular purpose.

Our products are subject to a constant process of development. Data may be changed at any time without notice. Products are not authorised for use as critical components in life support devices without the express written approval of a company director