T-46-13-29



27C512

512K (64K x 8) CMOS UV Erasable PROM


FEATURES


- High speed performance
 120ns access time available
- CMOS Technology for low power consumption
- -40mA Active current
- -100µA Standby current
- · OTP (one-time-programming) available
- · Auto-insertion-compatible plastic packages
- Auto ID™ aids automated programming
- Two programming algorithms allow improved programming times
 - -Fast programming
 - -Rapid-pulse programming
- · Organized 64K x 8: JEDEC standard pinouts
 - -28-pin Dual-in-line package
 - -32-pin Chip carrier (leadless or plastic)
- · Available for extended temperature ranges:
 - -Commercial: 0° C to 70° C
 - -Industrial: -40° C to 85° C
 - -Military** (B): -55° C to 125° C

DESCRIPTION

The Microchip Technology Inc 27C512 is a CMOS 512K bit (ultraviolet light) Erasable (electrically) Programmable Read Only Memory. The device is organized into 64K words by 8 bits (64K bytes). Accessing individual bytes from an address transition or from power-up (chip enable pin going low) is accomplished in less than 120ns. This very high speed device allows the most sophisticated microprocessors to run at full speed without the need for WAIT states. CMOS design and processing enables this part to be used in systems where reduced power consumption and reliability are requirements.

A complete family of packages is offered to provide the most flexability in applications. One-time-programming (OTP) is available for low cost (plastic) applications.





^{**}See 27C512 Military Data Sheet DS60014

PIN FUNCTI	PIN FUNCTION TABLE							
Name	Function							
<u>A0</u> - A15	Address Inputs							
CE	Chip Enable							
OE/VPP	Output Enable/							
	Programming Voltage							
O0 - O7	Data Output							
Vcc	+5V Power Supply							
Vss	Ground							
NC	No Connection							
NU	Not Used							

ELECTRICAL CHARACTERISTICS

Maximum Ratings*

Vcc and input voltages w.r.t. Vss-0.6V to +7.25V VPP voltage w.r.t. Vss during programming-0.6V to +14.0V Voltage on A9 w.r.t. Vss.....-0.6V to +13.5V Output voltage w.r.t. Vss....-0.6V to Vcc + 1.0V Storage temperature-65° C to 150° C Ambient temp. with power applied-65° C to 125° C

*Notice: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

READ OPERATION DC Characteristics

 $Vcc = +5V \pm 10\%$

Commercial: Tamb= 0°C to 70°C Industrial: Tamb= -40° C to 85° C

Parameter	arameter Part* Status		Symbol	Min	Max	Units	Conditions		
Input Voltages	all	Logic "1" Logic "0"	ViH VIL	2.0 -0.5	Vcc+1 0.8	<<			
Input Leakage	all		ÍLI	-10	10	μА	VIN= 0 to VCC		
Output Voltages	all	Logic "1" Logic "0"	Voh Vol	2.4	0.45	> >	Юн = -400µÁ ЮL = 2.1mA		
Output Leakage	all		lLO	-10	10	μА	Vout = 0V to Vcc		
Input Capacitance	all		Cin		6	pF	Vin = 0V; Tamb = 25° C f = 1MHz		
Output Capacitance	all		Соит		12	pF	Vout = 0V;Tamb= 25° (f = 1MHz		
Power Suppy Current, Active	S X	TTL input TTL input	icc icc		40 50	mA mA	Vcc = 5.5V f = 1MHz; OE/VPP= CE = ViL; lout = 0mA; ViL = -0.1 to 0.8 V; ViH = 2.0 to Vcc;		
Power Supply Current, Standby	s X s	TTL input TTL input CMOS input	CC(S)TTL CC(S)TTL CC(S)CMOS		2 3 100	mA mA μA	CE = Vcc ±0.2V		

* Parts:

S = Standard Power; X = Industrial Temp Range;

Notes: (1) AC Power component above 1MHz; 2mA/MHz.

T-46-13-29


READ OPERATION AC Characteristics AC Testing Waveform:

ViH = 2.4 V and $\text{ViL} = 0.45 \text{V}; \ \text{VoH} = 2.0 \text{ V}$ and VoL = 0.8 VOutput Load: 1 TTL Load + 100pF

Input Rise and Fall Times: 10nsec Ambient Temperature:

Commercial: Tamb = 0° C to 70° C Industrial: Tamb = -40° C to 85° C

								~**		• •			
Sym	270512-12*		27C512-15		27C512-17		27C512-20		27C512-25		Units	Conditions	
	Min	Max	Min	Max	Min	Мах	Min	Max	Min	Max			
tacc		120		150		170		200		250	ns	CE = OE/VPP = VIL	
tce		120		150		170		200		250	ns	OE/VPP = VIL	
toe		65		70		70		75		100	ns	CE = VIL	
toff	0	50	0	50	0	50	0	55	0	60	ns		
tон	0		0		0		0		0		ns		
	tacc tce toe	toe toff 0	Min Max tacc 120 tce 120 toe 65 toff 0 50	Min Max Min tACC 120 tOE 120 tOE 65 tOFF 0 50 0	Min Max Min Max tACC 120 150 tCE 120 150 tOE 65 70 tOFF 0 50 0 50	Min Max Min Max Min tace	Sym 270512-12* 270512-15 270512-17 Min Max Min Max Min Max tACC 120 150 170 tCE 120 150 170 tOE 65 70 70 tOFF 0 50 0 50 0	Sym 27C512-12* 27C512-15 27C512-17 27C5 Min Max Min Max Min Max Min tACC 120 150 170 170 tCE 120 150 170 70 tOE 65 70 70 70 tOFF 0 50 0 50 0	Sym 270512-12* 270512-15 270512-17 270512-20 Min Max Min Min </td <td>Sym 270512-12* 270512-15 270512-17 270512-20 2705 Min Max Min Min Max Min Min<</td> <td>Sym 27C512-12* 27C512-15 27C512-17 27C512-20 27C512-25 Min Max Min Min Min Min <td< td=""><td> Min Max Min Min Max Min Max</td></td<></td>	Sym 270512-12* 270512-15 270512-17 270512-20 2705 Min Max Min Min Max Min Min<	Sym 27C512-12* 27C512-15 27C512-17 27C512-20 27C512-25 Min Max Min Min Min Min <td< td=""><td> Min Max Min Min Max Min Max</td></td<>	Min Max Min Min Max Min Max	



27C512

T-46-13-29

PROGRAMMING DC Characteristics	Ambient Temperature: Tamb = 25° G \pm 5° C For $\overrightarrow{OE/VPP}$ and Vcc Voltages refer to Programming Algorithm								
Parameter	Status	Symbol	Min	Max	Units	Conditions			
Input Voltages	Logic "1" Logic "0"	VIH VIL	2.0 -0.1	Vcc+1 0.8	V V				
Input Leakage		lLı	-10	10	μА	VIN = VIL or VIH			
Output Voltages	Logic "1" Logic "0"	Voh Vol	2.4	0.45	V	ЮH = -400μA ЮL = 2.1mA			
Vcc Current, program & verify		lcc2		40	mA	,			
OE/VPP Current,program		lPP2		25	mA	CE = VIL			
A9 Product Identification		, VH	11.5	12.5	٧	·			

Note: (1) Vcc must be applied simultaneously or before the VPP voltage on OE/VPP and removed simultaneously or after the VPP voltage on OE/VPP.

PROGRAMMING AC Characteristics

AC Testing Waveform: VIH = 2.4V and VIL = 0.45V; VOH = 2.0V; VOL = 0.8V

Output Load: 1 TTL Load Ambient Temperature: 25° C ±5° C 1 TTL Load + 100pF

for Program, Program Verify and Program Inhibit Modes

For OE/VPP and Vcc Voltages, refer to Programming Algorithms


Parameter	Symbol	Min	Max	Units	Remarks
Address Set-Up Time	tas	2		μs	
Data Set-Up Time	tos	2		μs	
Data Hold Time	toн	2		μs	
Address Hold Time	tah	0		μs	
Float Delay (3)	tor	0	130	ns	
Vcc Set-Up Time	tvcs	2		μs	
Program Pulse Width (1)	tPW	95	105	με	100μs typical
Program Pulse Width (1)	tew	.95	1.05	ms	1ms typical
CE Set-Up Time	tces	2		μs	
OE Set-Up Time	toes	2		μs	
OE Hold Time	toeh	2		μs	
OE Recovery Time	ton	2		μs	
CE Overprogram Pulse Width (2)	topw	2.85	78.75	ms	
OE/VPP Rise Time During Programming	tPRT	50		ns	

Notes: (1) For rapid-pulse programming algorithm, initial programming width tolerance is 100μsec ±5%. For fast programming algorithm, initial program pulse width tolerance is 1msec ± 5%.
 (2) For fast programming algorithm, the length of the overprogram pulse may vary from 2.85 to 78.75msec

as a function of the iteration counter value.

⁽³⁾ This parameter is only sampled and not 100% tested. Output float is defined as the point where data is no longer driven (see timing diagram).

ķ



MODES

Operation Mode	CE	OE/VPP	A9	00 - 07
Read	VIL	ViL	х	Dout
Program	VIL	VH	x	DIN
Program Verify	VIL	VIL	l x	DOUT
Program Inhibit	VIH	VH	lх	High Z
Standby	ViH	X	ĺχ	High Z
Output Disable	VIL	VIH	x	High Z
Identity	VIL	VIL	VH	Identity Cod

X = Don't Care

Read Mode

(See Timing Diagrams and AC Characteristics)

Read Mode is accessed when

- a) the $\overline{\text{CE}}$ pin is low to power up (enable) the chip
- the OE/VPP pin is low to gate the data to the output pins.

For Read operations, if the addresses are stable, the address access time (tACC) is equal to the delay from CE to output (tCE). Data is transferred to the output after a delay (tOE) from the falling edge of OE/VPP.

27C512 Standby Mode

The standby mode is defined when the $\overline{\text{CE}}$ pin is high and a program mode is not identified.

When this condition is met, the supply current will drop from 40mA to $100\mu\text{A}$.

Output Enable OE/Vpp

This multifunction pin eliminates bus connection in multiple bus microprocessor systems and the outputs go to high impedance when:

• the OE/VPP pin is high (VIH).

When a VH input is applied to this pin, it supplies the programming voltage (VPP) to the device.

Erase Mode

Windowed products offer the ability to erase the memory array. The memory matrix is erased to the all "1"s state as a result of being exposed to ultraviolet light. To ensure complete erasure, a dose of 15 watt-second/cm² is required. This means that the device window must be placed within one inch and directly underneath an ultraviolet lamp with a wavelength of 2537 Angstroms, intensity of 12,000µW/cm² for 20 minutes.

Programming Mode

Two programming algorithms are available. The fast programming algorithm is the industry-standard programming mode that requires both initial programming pulses and overprogramming pulses. The fast programming algorithm is recommended for windowed product only. A flowchart of the fast programming algorithm is shown in Figure 1.

The rapid-pulse programming algorithm has been developed to improve on the programming throughput times in a production environment. Up to 25 100-microsecond pulses are applied until the byte is verified. No overprogramming is required. A flowchart of the rapid-pulse programming algorithm is shown in Figure 2.

Rapid-pulse is the preferred programming algorithm.

Programming takes place when:

- a) Vcc is brought to the proper voltage,
- b) OE/VPP is brought to the proper VH level

Since the erased state is "1" in the array, programming of "0" is required. The address to be programmed is set via pins A0 - A15 and the data to be programmed is presented to pins O0 - O7. When data and address are stable, a low going pulse on the CE line programs that location.

Verify

After the array has been programmed it must be verified to ensure all the bits have been correctly programmed. This mode is entered when all the following conditions are met:

- a) Vcc is at the proper level,
- c) the OE/VPP pin is low, and
- d) the CE line is low,

<u>Inhibit</u>

When programming multiple devices in parallel with different data, only \overline{CE} needs to be under separate control to each device. By pulsing the \overline{CE} line low on a particular device, that device will be programmed; all other devices with \overline{CE} held high will not be programmed with the data (although address and data will be available on their input pins).


Identity Mode


In this mode specific data is output which identifies the manufacturer as Microchip Technology inc and the device type. This mode is entered when Pin A9 is taken to VH (11.5V to 12.5V). The CE and OE/VPP lines must be at VIL. A0 is used to access any of the two non-erasable bytes whose data appears on O0 through O7.

Pin —	Input	Output									
Identity	Α0	O 7	O 6	0 5	04	Oø	0 2	0	00	H e H	
Manufacturer Device Type*	VI VII	00	00	10	00	1 1	0	0 0	1	29 0D	

^{*} Code subject to change.







T-46-13-29

SALES AND SUPPORT

To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices.

