


# L4987 SERIES

# VERY LOW DROP VOLTAGE REGULATORS WITH INHIBIT AND DROPOUT CONTROL FLAG

- VERY LOW DROPOUT VOLTAGE (0.25V TYP.)
- DROPOUT CONTROL FLAG
- VERY LOW QUIESCENT CURRENT (TYP. 90 μA IN OFF MODE, 500μA IN ON MODE)
- OUTPUT CURRENT UP TO 200 mA
- LOGIC-CONTROLLED ELECTRONIC SHUTDOWN
- OUTPUT VOLTAGES OF 3V, 5V 8.7V 12V
- INTERNAL CURRENT AND THERMAL LIMIT
- ONLY 2.2µF FOR STABILITY
- AVAILABLE IN ± 2% SELECTION AT 25 °C
- SUPPLY VOLTAGE REJECTION: 70 dB (TYP.)


#### DESCRIPTION

The L4987 is a very low drop regulator available in PPAK. The very low drop-voltage (0.5V Max at 200 mA) and the very low quiescent current make it particularly suitable for low noise, low power applications, and in battey powered systems. The input dump protection up to 40V makes it ideal for automotive applications. a shutdown Logic Control function is available (pin2, TTL compatible). This means that when the device is used as a local regulator, it is possible to put a



part of the boad in standby, decreasing the total power consumption. The regulator employs an output pin (open collector) providing a logic signal when the pass transistor is in saturation at low input voltage, this signal can be used to prevent the pop-up phenomenon in the car radio. In battery powered systems (the cellular phone, notebook) it is possible to use the flag to monitor the battery charge status through the dropout of the regulator.

#### SCHEMATIC DIAGRAM



October 1998

### **ABSOLUTE MAXIMUM RATINGS**


Symbol	Parameter	Value	Unit
Vi	DC Input Voltage	40	V
l <sub>o</sub>	Output Current	Internally limited	mA
P <sub>tot</sub>	Power Dissipation	Internally limited	mW
T <sub>stg</sub>	Storage Temperature Range	- 40 to 150	°C
T <sub>op</sub>	Operating Junction Temperature Range	- 40 to 125	°C

Absolute Maximum Rating are those values beyond wich damage to the device may occur. Functional operation under these conditions is not implied.

#### THERMAL DATA

Symbol	Parameter	DPAK/PPAK	Unit
R <sub>thj-case</sub>	Thermal Resistance Junction-case	8	°C/W
$R_{thj-amb}$	Thermal Resistance Junction-ambient	100	°C/W

#### **CONNECTION DIAGRAM** (top view)



# **ORDERING NUMBERS**

Туре	Output Voltage
L4987CPT30 (*)	3 V
L4987CPT50 (*)	5 V
L4987CPT87 (*)	8.7 V
L4987CPT120 (*)	12 V

(\*) Available even in tape & reel

Symbol	Parameter	Test Conditions		Тур.	Max.	Unit
Vo	Output Voltage	$      I_o = 200 \text{ mA}, \ V_i = 6 \text{ V}                                  $	2.94 2.88	3	3.06 3.12	V V
Vi	Operating Input Voltage	I <sub>o</sub> = 200 mA	3.62		18	V
l <sub>out</sub>	Output Current Limit		250			А
$\Delta V_{\text{o}}$	Line Regulation	$V_i = 4.3$ to 18 V, $I_o = 0.5$ mA		2.4	14	mV
$\Delta V_{\text{o}}$	Load Regulation	$V_i = 4.1 \text{ V}$ $I_o = 0.5 \text{ to } 200 \text{ mA}$		3	20	mV
ld	Quiescent Current	ON MODE $V_i = 4.3 \text{ to } 18 \text{ V}$ $I_0 = 0 \text{ mA}$ $V_i = 4.3 \text{ to } 18 \text{ V}$ $I_0 = 200 \text{ mA}$		0.7	1 6 180	mA mA
SVR		OFF MODE $V_i = 12 V$		90	180	μA
SVK	Supply Voltage Rejection	$I_o = 5 \text{ mA}  V_i = 5.3 \text{ V} \pm 1 \text{V}$ f = 120 Hz f = 1 KHz f = 10 KHz		80 75 60		dB dB dB
Vd	Dropout Voltage	$I_0 = 200 \text{ mA}$ $I_0 = 200 \text{ mA}$ $-40 < T_J < 125 ^{o}\text{C}$		0.25	0.5 0.7	V V
Vil	Control Input Logic Low	-40 < T <sub>J</sub> < 125 °C			0.8	V
Vih	Control Input Logic High	-40 < T <sub>J</sub> < 125 <sup>o</sup> C	2			V
li	Control Input Current			10		μΑ
Co	Output Bypass Capacitance	ESR = 0.5 to 10 $\Omega$ $~$ I_o = 0 to 200 mA $-40 < T_J < 125 \ ^oC$	2	10		μF
V <sub>fl</sub>	Control Flag Output Low	$V_i - V_o < V_{cesat}$ power, $I_{fl} = 6 \text{ mA}$ $I_o = 200 \text{ mA}$			0.5	V
l <sub>fh</sub>	Control Flag Output High Leakage Current	V <sub>i</sub> > 3.62 V V <sub>oh</sub> = 15 V			10	μA

**ELECTRICAL CHARACTERISTICS FOR L4987CPT30** (refer to the test circuits,  $V_1 = 6 V$ ,  $I_{OUT} = 5 \text{ mA}$ ,  $T_i = 25 \text{ }^{o}C$ ,  $C_i = 0.1 \mu F$ ,  $C_o = 2.2 \mu F$  unless otherwise specified)

**\$77** 

## **ELECTRICAL CHARACTERISTICS FOR L4987CPT50** (refer to the test circuits, $V_I = 8 V$ ,

 $I_{OUT} = 5mA$ ,  $T_j = 25$  °C,  $C_i = 0.1 \ \mu F$ ,  $C_o = 2.2 \ \mu F$  unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Min. Typ.		Unit
Vo	Output Voltage	$I_0 = 200 \text{ mA}, V_i = 8 \text{ V}$	4.9	5	5.1	V
		$I_0 = 200 \text{ mA}, V_i = 8 \text{ V} -40 \text{-}T_J \text{-}125 ^{\circ}\text{C}$	4.8		5.2	V
Vi	Operating Input Voltage	I <sub>o</sub> = 200 mA	5.7		18	V
l <sub>out</sub>	Output Current Limit		250			Α
$\Delta V_{o}$	Line Regulation	$V_i = 6.3 \text{ to } 18 \text{ V}, \ I_o = 0.5 \text{ mA}$		3	20	mV
$\Delta V_{o}$	Load Regulation	$V_i = 3.6 V$ $I_o = 0.5 \text{ to } 200 \text{ mA}$		3	20	mV
ld	Quiescent Current			0.7 1.5	1 6	mA mA
		OFF MODE $V_i = 12 V$		90	180	μΑ
SVR	Supply Voltage Rejection	$      I_{o} = 5 \text{ mA}  V_{i} = 7.3 \text{ V} \pm 1 \text{V} $		76 71 58		dB dB dB
Vd	Dropout Voltage	$I_{o} = 200 \text{ mA}$ $I_{o} = 200 \text{ mA}$ $-40 < T_{J} < 125 ^{o}\text{C}$		0.3	0.5 0.7	V V
Vil	Control Input Logic Low	-40 < T <sub>J</sub> < 125 °C			0.8	V
Vih	Control Input Logic High	-40 < T <sub>J</sub> < 125 <sup>o</sup> C	2			V
li	Control Input Current			10		μΑ
Co	Output Bypass Capacitance	ESR = 0.5 to 10 Ω $I_0$ = 0 to 200 mA -40 < T <sub>J</sub> < 125 °C	2	10		μF
V <sub>fl</sub>	Control Flag Output Low	$V_i - V_o < V_{cesat}$ power, $I_{fl} = 6 \text{ mA}$ $I_o = 200 \text{ mA}$			0.5	V
l <sub>fh</sub>	Control Flag Output High Leakage Current	V <sub>i</sub> > 5.85 V V <sub>oh</sub> = 15 V			10	μΑ

Symbol	Parameter	Test Conditions		Тур.	Max.	Unit
Vo	Output Voltage	$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	8.526 8.35	8.7	8.874 9.05	V V
Vi	Operating Input Voltage	I <sub>o</sub> = 200 mA	9.55		18	V
l <sub>out</sub>	Output Current Limit		250			А
$\Delta V_{\text{o}}$	Line Regulation	$V_i = 10 \text{ to } 18 \text{ V},  I_o = 0.5 \text{ mA}$		4	24	mV
$\Delta V_{\text{o}}$	Load Regulation	$V_i = 10 \text{ V} \qquad I_o = 0.5 \text{ to } 200 \text{ mA}$		3	20	mV
ld	Quiescent Current	ON MODE V <sub>i</sub> = 10 to 18 V I <sub>o</sub> = 0 mA V <sub>i</sub> = 10 to 18 V I <sub>o</sub> = 200 mA		0.5 3	1 6	mA mA
		OFF MODE $V_i = 12 V$		90	180	μA
SVR	Supply Voltage Rejection	$\begin{split} I_o &= 5 \text{ mA}  V_i = 11 \text{ V} \pm 1 \text{V} \\ f &= 120 \text{ Hz} \\ f &= 1 \text{ KHz} \\ f &= 10 \text{ KHz} \end{split}$		71 68 55		dB dB dB
Vd	Dropout Voltage	$I_{o} = 200 \text{ mA}$ $I_{o} = 200 \text{ mA}$ $-40 < T_{J} < 125 ^{o}\text{C}$		0.3	0.5 0.7	V V
Vil	Control Input Logic Low	-40 < T <sub>J</sub> < 125 °C			0.8	V
$V_{ih}$	Control Input Logic High	-40 < T <sub>J</sub> < 125 <sup>o</sup> C	2			V
li	Control Input Current			10		μΑ
Co	Output Bypass Capacitance	ESR = 0.5 to 10 $\Omega$ $~$ I_o = 0 to 200 mA $-40 < T_J < 125 \ ^oC$	2	10		μF
V <sub>fl</sub>	Control Flag Output Low	$V_i - V_o < V_{cesat}$ power, $I_{fl} = 6 \text{ mA}$ $I_o = 200 \text{ mA}$			0.5	V
l <sub>fh</sub>	Control Flag Output High Leakage Current	V <sub>i</sub> > 9.55 V V <sub>oh</sub> = 15 V			10	μA

**ELECTRICAL CHARACTERISTICS FOR L4987CPT87** (refer to the test circuits,  $V_I = 11.7V$ ,  $I_{OUT} = 5mA$ ,  $T_i = 25$  °C,  $C_i = 0.1 \ \mu$ F,  $C_o = 2.2 \ \mu$ F unless otherwise specified)


## ELECTRICAL CHARACTERISTICS FOR L4987CPT120 (refer to the test circuits, VI = 15V,

 $I_{OUT} = 5mA$ ,  $T_j = 25$  °C,  $C_i = 0.1 \ \mu F$ ,  $C_o = 2.2 \ \mu F$  unless otherwise specified)


Symbol	Parameter	er Test Conditions		Parameter Test Conditions Min.		Тур.	Max.	Unit	
Vo	Output Voltage	$I_o = 200 \text{ mA}, V_i = 15 \text{ V}$ $I_o = 200 \text{ mA}, V_i = 15 \text{ V} -40 \text{<}T_J \text{<}125^{\circ}\text{C}$	11.76 11.52	12	8.874 9.05	V V			
Vi	Operating Input Voltage	$I_0 = 200 \text{ mA}$	12.75		18	V			
l <sub>out</sub>	Output Current Limit		250			А			
$\Delta V_o$	Line Regulation	$V_i = 13.5 \text{ to } 18 \text{ V},  I_o = 0.5 \text{ mA}$		5	30	mV			
$\Delta V_{o}$	Load Regulation	$V_i = 13.5 \text{ V}$ $I_o = 0.5 \text{ to } 200 \text{ mA}$		3	20	mV			
l <sub>d</sub>	Quiescent Current	$\begin{array}{l} \text{ON MODE} \\ \text{V}_{i} = 13.5 \text{ to } 18 \text{ V}  \text{I}_{o} = 0 \text{ mA} \\ \text{V}_{i} = 13.5 \text{ to } 18 \text{ V}  \text{I}_{o} = 200 \text{ mA} \end{array}$		0.5 3	1 6	mA mA			
		OFF MODE V <sub>i</sub> = 12 V		90	180	μA			
SVR	Supply Voltage Rejection			67 64 51		dB dB dB			
Vd	Dropout Voltage	$I_0 = 200 \text{ mA}$ $I_0 = 200 \text{ mA}$ $-40 < T_J < 125 ^{\circ}\text{C}$		0.3	0.5 0.7	V V			
Vil	Control Input Logic Low	-40 < T <sub>J</sub> < 125 °C			0.8	V			
Vih	Control Input Logic High	-40 < T <sub>J</sub> < 125 <sup>o</sup> C	2			V			
li	Control Input Current			10		μΑ			
Co	Output Bypass Capacitance	ESR = 0.5 to 10 $\Omega$ I <sub>o</sub> = 0 to 200 mA -40 < T <sub>J</sub> < 125 °C	2	10		μF			
V <sub>fl</sub>	Control Flag Output Low	$V_i - V_o < V_{cesat}$ power, $I_{fl} = 6 \text{ mA}$ $I_o = 200 \text{ mA}$			0.5	V			
I <sub>fh</sub>	Control Flag Output High Leakage Current	V <sub>i</sub> > 12.75 V V <sub>oh</sub> = 15 V			10	μΑ			

#### **TYPICAL PERFORMANCE CHARACTERISTICS** (unless otherwise specified T<sub>J</sub>=25<sup>o</sup>C, C<sub>IN</sub>=C<sub>OUT</sub>=1µF)







#### Output and Flag Voltage vs Input Voltage




#### Output and Flag Voltage vs Input Voltage





### Output Voltage vs Input Voltage



#### Output Voltage vs Input Voltage







#### **APPLICATION HINT OF L4987CPT30**

#### How to use the control flag

The flag produces a logic "low" whenever the output fall out out of regulation. An "out of regulation condition can result from:

1) Low Input Voltage ( $V_{IN} \leq V_{OUT} + V_{DROP}$ )

2) Curent Limiting

3) Thermal Limiting

Figure 1 to 2 show the typical behaviour of the output voltage and the control flag versus the input voltage and the temperatre. No hysteresis is implemented; so the response of  $V_{OUT}$  and  $V_{FLAG}$  are the same either when the  $V_{\rm IN}$  ramps up or down.

The control flag is an open collector which requires an external pull-up resistor. This may be connected to the regulator output (Figure 3) or some other supply voltage (Figure 4).

Using the regulator output prevents an invalid "high" on the flag which occurs if it is pulled up to an external voltage while the regulator input voltage is reduced below about 2V (Figue 5).

Concerning the pull-up resistor its value must be properly chosen as suggested below. When "low" as it is possible to see in figure 6 the control flag voltage is:

 $V_{FLAG(LOW)} = V_{CE} = 0.5 = V_{SUPPLY} - R_{PULL} x I_{FL}$ 

 $V_{SUPPLY}$  is chosen by design and, thus is known, while I<sub>FL</sub> must be at maximum 10mA. Then

 $0.5V \ge V_{SUPPLY}$  - RPULL x 10mA

The minimum value of R<sub>PULL</sub>, is, so, determined by the following equation:

$$R_{PULL(min)} \ge V_{SUPPLY} - \frac{0.5}{10 mA}$$

Regarding the maximum value of  $R_{PULL}$  note that its value depends of the type of logic used (CMOS, TTL etc.), the transistor leackage current and the presence or not of a load on  $V_{FLAG}$ .

The following example shows how to determine the  $R_{PULL}$  max in the case of CMOS logic, no load and  $10\mu A$  (for L4978 it is the maximum value of I<sub>FH</sub>) of control flag leakage current.

Becaause of CMOS logic:

$$V_{FLAG(HIGH)} \ge \frac{2}{3} V_{SUPPLY}$$

But:

 $V_{FLAG}(HIGH) = V_{SUPPLY} - R_{PULL} \times I_{FH} \ge \frac{2}{3} V_{SUPPLY}$ 

so, the maximum value is determined by the following equation:

$$\mathsf{R}_{\mathsf{PULL}(\mathsf{MAX})} \leq \frac{\frac{1}{3}V_{\mathsf{SUPPLY}}}{10 \ \mathsf{A}}$$







Figure 1: Output and Flag Voltage vs Input


Figure 2: Flag Voltage vs Input









## Figure 4: Test Circuit








# Figure 6: Equivalent Output Circuit



# L4987 SERIES

	mm			inch	
MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
2.2		2.4	0.086		0.094
0.9		1.1	0.035		0.043
0.03		0.23	0.001		0.009
0.4		0.6	0.015		0.023
5.2		5.4	0.204		0.212
0.45		0.6	0.017		0.023
0.48		0.6	0.019		0.023
6		6.2	0.236		0.244
6.4		6.6	0.252		0.260
4.9		5.25	0.193		0.206
2.38		2.7	0.093		0.106
9.35		10.1	0.368		0.397
	0.8	1		0.031	0.039
	2.2 0.9 0.03 0.4 5.2 0.45 0.45 0.48 6 6 6.4 4.9 2.38	2.2   0.9   0.03   0.4   5.2   0.45   0.45   0.48   6   6.4   4.9   2.38   9.35   0.8	2.2 2.4   0.9 1.1   0.03 0.23   0.4 0.6   5.2 5.4   0.45 0.6   0.48 0.6   6 6.2   6.4 6.6   4.9 5.25   2.38 2.7   9.35 10.1	2.2 2.4 0.086   0.9 1.1 0.035   0.03 0.23 0.001   0.4 0.6 0.015   5.2 5.4 0.204   0.45 0.6 0.017   0.48 0.6 0.019   6 6.2 0.236   6.4 6.6 0.252   4.9 5.25 0.193   2.38 2.7 0.093   9.35 10.1 0.368	2.2 2.4 0.086   0.9 1.1 0.035   0.03 0.23 0.001   0.4 0.6 0.015   5.2 5.4 0.204   0.45 0.6 0.017   0.48 0.6 0.019   6 6.2 0.236   6.4 6.6 0.252   4.9 5.25 0.193   2.38 2.7 0.093   9.35 10.1 0.368





10/11

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specification mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics. The ST logo is a registered trademark of STMicroelectronics

 $\ensuremath{\mathbb{C}}$  1998 STMicroelectronics – Printed in Italy – All Rights Reserved

STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - Canada - China - France - Germany - Italy - Japan - Korea - Malaysia - Malta - Mexico - Morocco - The Netherlands -Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A.

http://www.st.com