## APPLICATION NOTE

## LOW POWER LOW VOLTAGE MODEM ANALOG FRONT-END STLC7550

## By Alain BORG, Fabien FRIESS

## CONTENTS

I OVERVIEW2
II COMPATIBILITY WITH STLC7546 ..... 2
III CLOCK GENERATOR ..... 3
III. 1 CLOCK GENERATORMODES ..... 3
III. 2 CRYSTAL OSCILLATOR ..... 4
III.2.1 Third Overtone Crystal Oscillator ..... 4
III.2.2 Fundamental Mode Crystal Oscillator ..... 5
IV SERIAL INTERFACE ..... 6
IV. 1 CONTROL MODE ..... 6
IV. 2 MASTER/SLAVEMODE ..... 7
IV. 3 TS PIN ..... 7
IV. 4 RESET AND POWERDOWN ..... 8
v DIGITAL FILTERS ..... 8
V. 1 TRANSMIT D/A SECTION ..... 8
V.1.1 Architecture ..... 8
V.1.2 Frequency Response ..... 8
V. 2 RECEIVEA/D SECTION. ..... 8
VI LINE INTERFACE ..... 11
VI. 1 DUPLEXOR ..... 11
VI.1.1 Differential duplexor ..... 11
VI.1.2 Low Cost DAA Using A 1:1 Transformer ..... 15
VI.1.3 Low Cost DAA Using A 1:1.414 Transformer ..... 18
VI.1.4 Low Cost DAA for Complex Impedances ..... 19
VI. 2 CURRENT DRIVER ..... 22
IV.2.1 Ring Detect ..... 22
IV.2.2 Protection Devices ..... 22
IV.2.3 Hook Switch ..... 22
VII APPLICATION ..... 23
VIII PERFORMANCES ..... 24
VIII. 1 ADC CONVERTER ..... 24
VIII. 2 DAC CONVERTER ..... 24
VIII. 3 DAA CHARACTERISTICS ..... 26

## I- OVERVIEW

STLC7550 is a single chip analog-front-end (AFE) designed to implement modems up to 56 Kbps .
It has been designed for host processing application in which the modulation software (V.34, 56 Kbps ) is performed by the main application processor: Pentium, Risc or DSP as well as PCModem with DSP.
The main target of this device is stand alone applications as Hand-Held PC (HPC), Personal Digital Assistants (PDA), Webphones, Network Computer, Set Top Boxes for Digital Television (Satellite and cable).
To comply with such applications STLC7550 is powered nominally at 3 V . 30 mW maximum power dissipation is well suited for battery operations. In case of battery low, STLC7550 will continueto work even at a 2.7 V level.
STLC7550 provides clock generator for all sampling frequencies requested for V.34bis and 56 Kbps applications.
This AFE can also be used for PC mother boards or add-ons cards or stand alone Modems. It is compatible with previous STLC7546 designs and can be powered at 5 V .

## II - COMPATIBILITY WITH STLC7546

STLC7550 has been designed to be compatible with STLC7546 application.
Additional features in STLC7550 are described hereafter.

- a master/slave mode to allow a dual codec structure,
- an integrated programmable frequency generator that makes STLC7550 codec able to generate all V.34bis and 56 Kbpssampling frequencies. (see Chapter III - Clock Generator),
- an on-chip crystal oscillator,
- a low power consumption of 30 mW @ 3 V . STLC7550 has been targeted for 3 V application, however it has a power supply range of 2.7 to 5.5 that allows it to work also in previous 5 V (or 3 V ) STLC7546 designs,
- Stand-by mode power consumption less than $3 \mu \mathrm{~W} @ 3 \mathrm{~V}$.
Figure 2 gives the implementation of STLC7550 as a STLC7546 codec.
Note that STLC7550 M/ $\overline{\mathrm{S}}$ Pin must be connected toVdd, and that there is no compatibility for test modes (STLC7546 test pins and registers are used for additional features in STLC7550).

Figure 1


II - COMPATIBILITY WITH STLC7546 (continued)
Figure 2 : Implementation of STLC7550 as a STLC7546 Codec


## III - CLOCK GENERATOR

## III. 1 - Clock Generator Modes

Figure 3 gives the clock generatorarchitecture. Depending on the MCM inputstate, two modes are available (see Table 1).
Table 1 : Clock generator modes

| MCM | XTALIN | XTALOUT | SCLK | FS | Description |
| :---: | :--- | :---: | :---: | :---: | :---: |
| 0 | XTALIN pin should be driven <br> by an Fsx OVER clock, <br> with Fs the required <br> sampling frequency. | Not used. Should be left <br> open, or can be connected <br> to ground for compatibility <br> with STLC7546. | XTALIN | XTALIN/ | STLC7546 mode. <br> OVER |
| 1 | Connected to a crystal <br> (e.g. 36.864MHz) |  | XTALIN/ <br> generated externally. |  |  |
| (MxQ) |  |  |  |  |  |$\quad$| XTALIN/ |
| :---: |
| (OVERxMxQ) | | AII V.34 and 56Kbps |
| :--- |
| frequencies are generated |
| internally by STLC7550, |
| by programming OVER, M |
| and Q registers. |

## STLC7550 APPLICATION NOTE

III - CLOCK GENERATOR (continued)
Figure 3 : Clock Generator


## III. 2 - Crystal Oscillator

When Pin MCM is set to 1 , the master clock is provided by a crystal oscillator connected between the XTALIN and XTALOUT Pins.
The nominal frequency of the oscillator is 36.864 MHz . At this frequency, both third overtone and fundamental mode crystals are available.

## III.2.1 - Third Overtone Crystal Oscillator

Figure 4 gives the schematic for an oscillator using a 36.864 MHz third overtone crystal with a load capacitance $\mathrm{Cl}_{\mathrm{L}}$ of 10 pF . The design is a 'Pierce' structure with an additional inductor at the output side for right start-up at the third overtone.

Figure 4 : Oscillator Schematic for 3rd Harmonic Mode Crystals.


RSB is optional. This resistor influences the stand by mode current consumption ISB : without RSB ISB $\leq 15 \mu$ A with RSB $=10 \mathrm{M} \Omega$ ISB $\leq 1 \mu \mathrm{~A}$. In order to complete the start-up condition (i.e. at nominal frequency the loop gain has a phase angle of 0 degrees and a module greater than 1), feedback components must provide a -180 degrees phase shift to the STLC7550 inverter action :

- 1st RC cell: output R of inverter / total output capacitance,
- 2ndRC cell:serial R ofcrystal/totalinputcapacitance. When the oscillator is running, current is exchanged through the crystal between its load capacitors, with always inverted phase voltages across them.
When a serial resonant crystal is used in such an oscillator, resulting frequency is always greater than target frequency, and a too high capacitor value should be necessary to converge. For this range of frequencies ( 35 to 50 MHz ), a third overtone crystal specified with parallel 10 pF load is suggested. Then, the basis capacitor's values of the "Pierce" design are 20 pF each; if crystal is specified with higher CL , resulting capacitors can become too high for the oscillator starting up. If an overtone crystal is used in a classic "Pierce" structure without inductor, resulting frequency will be around the fundamental. If an inductive reactance is forced lower than the capacitance's one for the fundamental (see Figure 5), it cancels the start up condition of the oscillator (+90 instead of -90 into a feedback cell). For the third harmonic's frequency of the crystal, using properties of the LC cell, inductor's impedance is lower than capacitance's one. Then, resulting reactance is forced by the capacitance, and the goal is reached.

Figure 5 : Third Overtone Oscillator Simplified Schematic


## III - CLOCK GENERATOR (continued)

## Computing of application's schematic values (see Figure 4)

The crystal is supposed to be specified as: 36.864 MHz , third overtone, $C L=10 \mathrm{pF}$.

Input capacitance of the oscillator has to be twice CL , therefore 20 pF made by :

- parasitic value Cp from the chip and from the board layout, supposed to be about 10pF
- capacitor C3 (10pF)

On the output side, it is necessary to take care of the inductorto compute the value of C2. The L1,C1 cell preventsthe crystal to oscillate at its fundamental frequency. The cell cut-off frequency ( Fc ) is typically set near $2 / 3$ of the third overtone :
(1) $\mathrm{fc}=\frac{2}{3} \cdot \mathrm{fQ}_{\mathrm{Q}}$ with $\mathrm{fc}=\frac{1}{2 \pi \sqrt{\mathrm{~L} 1 \cdot(\mathrm{C} 1+\mathrm{Cp})}}$

Fc value is not critical. A value too close to f Q is not recommended, because of the too high impedance reached which can open the feedback network of the oscillator.
The L1,C1 cell is also optimized to balance equivalent capacitance at both crystal pins at fo. For this purpose, at third overtone frequency,the L1,C1 cell shouldbe equivalentto the C3 capacitor. This gives the following condition :

$$
\begin{aligned}
& Z_{L, C}=Z_{C 3} \text { with } Z_{C 3}=\frac{1}{j\left(C_{3}+C_{p}\right) \cdot \omega^{\prime}} \text { and } \\
& Z_{L, C}=L 1 / / C 1=\frac{j L 1 \cdot \omega}{1-L_{1} \cdot\left(C_{1}+C_{p}\right) \cdot \omega^{2}}
\end{aligned}
$$

Using relation (1) with $\omega \mathrm{Q}=2 \pi \cdot \mathrm{f}_{\mathrm{Q}}$, this condition can be reduced to :


The closest standard value are :

$$
\begin{aligned}
& \mathrm{C} 3=10 \mathrm{pF} \\
& \mathrm{C} 1=27 \mathrm{pF} \\
& \mathrm{~L} 1=1.2 \mu \mathrm{H}
\end{aligned}
$$

Bypass capacitor's value is not critical ( 10 nF to 100 nF ). C2 $=10 \mathrm{nF}$
The final frequency will depend on the evaluation of parasitic capacitors. An accuracy of $\pm 10 \mathrm{ppm}$ is possible.
Note that all oscillator components should be mounted close to the codec with direct traces to the XTALIN, and XTALOUT Pins.

## Specifications for components values of STLC7550 third overtone oscillator are :

Crystal:

- a serial resistor Rs $50 \Omega$. If higher, oscillator startup may be compromised.
- third overtone, parallel resonant mode
- frequency tolerance: $\pm 50 \mathrm{ppm}$ (Frequency and Temperature)
- a load capacitance CL around 10 pF . If CL is higher, resulting capacitors can become too high for the oscillator starting up.
Inductor:
- L1 value: $\pm 10 \%$
- DC resistance < $0.3 \Omega$
- Wirewound inductor recommanded

Capacitors:
C1,C2: $\pm 10 \%$

## III.2.2 - Fundamental mode crystal oscillator

Figure 6 gives the "Pierce" structure for an oscillator using a 36.864 MHz fundamental mode crystal.
$C 1+C p$ value is chosen as two times the crystal load capacitance CL.
Crystal specifications are :

- a serial resistor Rs $50 \Omega$. If higher, oscillator startup may be compromised.
- fundamental, parallel resonant mode
- frequency tolerance : $\pm 50 \mathrm{ppm}$ (Frequency and Temperature)
- a load capacitance CL ( 10 pF type for this frequency crystal range). If $C L$ is higher, resulting capacitors can become too high for the oscillator starting up.
Figure 6 : Oscillator Schematic for
Fundamental Mode Crystals.



## IV - SERIAL INTERFACE

## IV. 1 - Control Mode

STLC7550 has only one 16-bit control register which makes the codec easy to program.

The codec presents two different modes :

- a Data mode whereonly data are exchangedin the frame (Data Word Input and Data Word Output).
- a Control mode where data are followed by Control words for register access (Control Word to program the control register, and Register Word to read the register state).
The mode (Data or Control) can be selected either
by software or hardware (see Figure 7) :
- Software : HC1 = HC0 = 0 and LSB of Data Word Input select the mode :
- LSB = 0 : Data mode LSB = 1 : Control mode
- Hardware : $\mathrm{HC}=1$ and HC 1 select the mode :
- HC1 = 0 : Data mode HC1 = 1 : Control mode

Note that in Software control mode, Data Word input is on 15 bits only. After the codec has been configured it can be convenient to switch to the Hardware Data Mode $(\mathrm{HCO}=1, \mathrm{HC} 1=0)$ to get a full 16 bits data exchange.

Figure 7 : Chronogram of Serial Interface for Data and Control Modes (Pin TS = 0).


## IV - SERIAL INTERFACE (continued)

## IV. 2 - Master/Slave Mode

Digital interface can be synchronized by either STLC7550 (Master mode) or by an other device (Slave Mode).

- In Master mode, the codec generates the FS signal (FS Pin is an output), with half period extra synchronization pulse for control frame if needed.
- In Slave mode, the codec receives the synchronization signal FS on the Pin FS (set as input). Half period extra synchronization pulse for control frame should be also present on FS input when needed. However since codec programming requires only one frame (only one control register), the $1 / 2$ Sampling period pulse is not mandatory. In that case programming will be done on the next FS pulse and only one data sample will be lost.


## IV. 3 - TS Pin

When TS = 0 data are assigned to the first 16 bits after falling edge of FS (7546 mode) otherwise data are in bits 17 to 32. (Note that the caseM/ $\bar{S}=1$ with TS = 1 is reserved for life-test). This feature allows dual codec application. An example is given on Figure 8, and the resulting chronogram of the serial interface is given on Figure 9.
Note : when programmingeithercodec in software mode, both codecs should be in fact programmed at the same time. As FS is the same for both, the secondarypulse canbe interpretedas a main pulse by the codec that is not being programmed with a complete loss of synchronisation. In hardware mode this problem is not presentbecause HCO and HC1 control both codecs at the same time.

Figure 8 : Dual Codec Application


Figure 9 : Example of Serial Interface Chronogram for Dual Codec Application $(\mathrm{HCO}=0, \mathrm{HC}=0)$


IV - SERIAL INTERFACE (continued)
IV. 4 - Reset and Powerdown (see Figure 10) Serial Interface
Table 2 : Serial interface state during Reset and Powerdown

|  | Master Mode (M/S = 1) |  | Slave Mode (M/S = 0) |  |
| :---: | :---: | :---: | :---: | :---: |
|  | MCM = 1 | MCM = 0 | MCM =1 | $\mathbf{M C M}=\mathbf{0}$ |
|  | $\mathrm{V}_{\mathrm{DD}}$ | $\overline{\mathrm{MCLK}}$ | $\mathrm{V}_{\mathrm{DD}}$ | $\overline{\mathrm{MCLK}}$ |
| FS | GND | GND | Hi Z | Hi Z |
| DOUT | Hi Z | Hi Z | HiZ | Hi Z |

## Control Register

When Reset Pin is setto 0, the codecis setto the state given in Table 3. In powerdown mode(PWRDWN = 0), no change is done on the configuration register, and so the previous programming is preserved.
Table 3 : Reset State

| Bits | Reset Value | Reset State |
| :---: | :---: | :---: |
| D0 | 0 | - |
| D1 | 0 | Main receive input |
| D2 | 0 | OdB receive gain |
| D3 | 0 | Over $=160$ |
| D4 | 0 |  |
| D5 | 0 |  |
| D6 | 0 | Infinite Transmit attenuation |
| D7 | 0 |  |
| D8 | 1 | $\left.\begin{array}{c}\text { M }=4 \\ \hline \text { D12 }\end{array}\right) 0$ |
| D13 | 0 |  |
| D9 | 1 |  |
| D10 | 0 |  |
| D11 | 0 |  |
| D14 | 0 | No Test mode |
| D15 | 0 |  |

## V - TRANSMIT AND RECEIVE FILTER STAGES

## V. 1 - Transmit D/A Section

V.1.1-Architecture (see Figure 11)

The complete D/A section is composed of the following filter stages:

- transmit low pass filter (interpolating filter) with combination of FIR + IIR as well sinx/x compensation,
- digital second order noise shaper,
- single pole analog low pass filter.


## V.1.2 - Frequency Response

In band frequency response $(0-5 \mathrm{kHz})$
Figures 12 and 13 show the transmit frequency response of the complete transmit channel.
The measurement have been done with a RODHE \&SCHWARZAUDIOANALYZER2Hz-300kHzUPD. The sampling frequency is 9.6 kHz and oversampling ratio is 160 . Figure 12 is the frequency response with a accurate scale which shows that thanks to the $\sin x / x$ compensation, the frequency responseis flat in the frequency band [0-0.425x Fs]. Figure 13 shows the filter performances.

## Out of band spectrum

Figure 14 gives the output signal measured at the differential outputs OUT+/OUT-. The total noise level is this frequency band is -27 dBV . In order to comply which the out of band noise specification, measured on the phone line, an external second order continuous time filter is necessary. Figure 15 shows the phone line spectrum measured with our demoboard using the filter characteristics described on Chapter VI of this application note. The total noise level in the 100 kHz band is -63 dBV .
V. 2 - Receive A/D Section (see Figure 16)

The A/D channel performs the decimation function using 2 filters, one FIR and one IIR. The cut-off frequency is $0.425 \times$ sampling frequency.

Figure 10 : Reset and Powerdown Exit Time


Figure 11


## V－TRANSMIT AND RECEIVE FILTER STAGES（continued）

Figure 12 ：Frequency Response（ $0-5 \mathrm{kHz}$ ）Flat thanks to $\sin \mathrm{x} / \mathrm{x}$ compensation


Figure 13 ：Tx Filter Efficiency




Figure 14 ：Out of Band Signal at the Codec Output


## STLC7550 APPLICATION NOTE

## V - TRANSMIT AND RECEIVE FILTER STAGES (continued)

Figure 15 : Out of Band Signal on the Phone Line


Figure 16 : AD Section Filter (over = 160)



## VI-LINE INTERFACE

STLC7550 is targeted for V.34bis standard and 56kbpsnewstandardandforlow-powerapplication. Line interface has to present :

- good performances to allow high speed communication,
- a supply around 3 V only,
- small size to allow the modem to fit in portable applications for which low-power solutions are usually dedicated.

An overview of the proposed modem line interface is shown on Figure 17. TheSTLC7550 transmitand receive signals from the phone line via a duplexor (that isolates modem from phone line, filters and amplifies signal) and a bridge (to allow the modem to work even Tip and Ring are inverted). Then
the line is taken with a ON HOOK/OFF HOOK switch, and by driving a constant current (current driver block). A ring detect block signals to the digital controllervia the RING signal incoming calls. The different blocks are detailed hereafter.

## VI. 1 - Duplexor

## VI.1.1 - Differential Duplexor

This duplexor is also called hybrid for it interfaces the 2 -wire bi-directional phone line in two separate differential and unidirectional lines to the codec (Transmit and Receive). A differential duplexor for the modem part is given on Figure 18. Hybrid performances are mainly depending on a good impedance matching with the phone line and a good Transmit rejection on the Receive input (loss).

Figure 17 : Line Interface Overview


Figure 18 : Differential Duplexor


VI - LINE INTERFACE (continued)
Figure 19 : Line Interface Equivalent Model


## A. Phone Line Impedance Matching

Impedancemismatches betweenline and DAA cause reflections and interference between Transmit and Receivesignals giving echoesthat limit modem speed. The impedance matching is related to the phone line impedance (Zline) - that depends on the country, line length, and the signal frequency. The following schematics are targeted for Zline $=600 \Omega$. See paragraph VI.1.4 for an example with complex impedance.

Figure 19 shows the equivalent model of a line interface, where Zo is the duplexor equivalent impedance, Rp and Rs the transformer resistance, and Zline the phone line impedance.
The impedance matching condition is :

$$
\mathrm{R}_{\mathrm{P}}+\mathrm{Zo} / \mathrm{m}^{2}+\mathrm{R}_{\mathrm{s}} / \mathrm{m}^{2}=\mathrm{Zline}
$$

## Application:

The MIDCOM 671-8332 transformer used gives the following performances :

- $R_{p}=155 \Omega, R_{s}=150 \Omega$
- turns ratio $m=1 \pm 1 \%$
- longitudinal balance: 40dB min.
- total harmonic distortion : 82dB
- insertion loss : 3.0dB Typ.

Zline $=600 \Omega$
$[1]=$ Zo $=($ Zline-Rp $) \cdot \mathrm{m}^{2}-\mathrm{Rs}=295 \Omega$
Impedance recommended by MIDCOM is $316 \Omega$.
We take $\mathrm{Zo} / 2=160 \Omega$.
${ }^{* *}$ Note : the capacitor C 2 is used to add a third external pole for DAC-channel noise rejection. Nevertheless, it can increase electrical echo on receive section. It is dependenton the phone line type.

## B. Transmit Rejection

For full duplex communication a Transmit signal rejection on the Receive part is made by resistor R1 and R2. In that way, only the incoming phone line signal is present on the Receive output.
The loss of Transmit signal is given by (see Figure 20):

$$
\begin{aligned}
\text { LOSS } & =\frac{V_{\text {Receive }}}{V_{\text {Transmit (No signal received }}} \\
& =20 \cdot \log \left(\frac{Z_{\mathrm{EQ}}}{\mathrm{Z}_{\mathrm{EQ}}+\mathrm{Z}_{\mathrm{O}}} \cdot \frac{\mathrm{R} 1}{\mathrm{R} 1+\mathrm{R} 2}-\frac{\mathrm{R} 2}{\mathrm{R} 1+\mathrm{R} 2}\right)
\end{aligned}
$$

with Zeq being the equivalent impedance of the phone line impedance seen from the secondary of the transformer.
Maximum loss is achieved when :
$\frac{\mathrm{Z}_{\mathrm{EQ}}}{\mathrm{Z}_{\mathrm{EQ}}+\mathrm{ZO}}=\frac{\mathrm{R} 2}{\mathrm{R} 1}$
[3]

## Application :

$\mathrm{R} 2=20 \mathrm{k} \Omega, \mathrm{Zo}=320 \Omega$
$Z_{E Q}=R s+R p \cdot m^{2}+$ Zline $\cdot m^{2}=905 \Omega$
$[3]=>R 1=\left(Z_{E Q}+Z 0\right) \cdot R 2 / Z_{E Q}=27.07 \mathrm{k} \Omega$.
We take R1 = $27 \mathrm{k} \Omega$.
[2] => Loss $=-59 \mathrm{~dB}$ (theoreticalvalue, resistor values should be certified at $1 \%$ for good performances).
$\mathrm{C} 1=330 \mathrm{nF}$.
C1, R1 improves the low frequency response. These values depend on the transfer function of the transformer. Filter transfer function made by C1, R1 must compensate for the loss in transformer at low frequencies. If a compensation is not needed, the capacitor C 1 can be suppressed.

Figure 20 : Transmit Rejection simplified AC Schematic


## VI - LINE INTERFACE (continued)

## C. Transmit Filter (see Figure 21)

Atwo-pole continuoustime external filter must follow the output pin in order to remove quantizationnoise. The filter characteristics are :
Transfer function with :

$$
H=G_{T} \cdot \frac{1}{1+2 \cdot x \cdot s+s^{2}} \text { with } s=j \frac{\omega}{2 \pi \cdot f_{C}}
$$

DC gain :

$$
\mathrm{GT}=\frac{\mathrm{R} 6}{\mathrm{R} 8}
$$

Overvoltage factor:

$$
\begin{aligned}
& \mathrm{x}=\frac{1}{2} \cdot\left(\sqrt{\frac{\mathrm{R} 7}{\mathrm{R} 6}}+\sqrt{\frac{\mathrm{R} 6}{\mathrm{R} 7}}+\frac{\sqrt{\mathrm{R} 6 \cdot \mathrm{R} 7}}{\mathrm{R} 8}\right) \cdot \sqrt{\frac{\mathrm{C} 4}{2 \cdot \mathrm{C} 3}} \\
& \text { Cutoff frequency : }
\end{aligned}
$$

$$
\mathrm{f}_{\mathrm{c}}=\frac{1}{2 \pi \sqrt{R_{7} \cdot R_{6} \cdot C_{4} \cdot 2 \cdot C_{3}} \text { with } \mathrm{f}_{\mathrm{c}}>2 \cdot \mathrm{f}_{\mathrm{s}}[4]}
$$

$\mathrm{fc}_{\mathrm{c}}$ must be at least twice the value of the sampling frequency.
The filter also amplifies (with a gain $\mathrm{G}_{\mathrm{T}}$ ) the Transmit signal to compensate the loss ( $\mathrm{L}_{\mathrm{T}}$ ) due to the divider made of resistor Z0 and equivalent line impedance $Z_{E Q}$. The gain condition that makes the codec maximum output level $A_{c}$ to match with maximum phone line level $A_{L}$ is :

$$
\begin{aligned}
\mathrm{A}_{C} \cdot \mathrm{~L}_{T} \cdot \mathrm{G}_{T} & =\mathrm{m} \cdot \mathrm{~A}_{\mathrm{L}} \\
\text { with } \mathrm{G}_{T}=\frac{\mathrm{R}_{6}}{R_{8}} \text { and } \mathrm{L}_{T} & =\frac{\mathrm{Z}_{\text {line }}}{\mathrm{Z}_{\mathrm{O}}+\mathrm{Z}_{\mathrm{EQ}}}
\end{aligned}
$$

For low-power application, op-ampsupply is limited to 3 V and can be a limitation. It is advised to use

Rail to Rail op-amp dedicated to 3V application. Op-amp should never saturate, i.e. the op-amp output signal peak-to-peak level should lie within the supply range : $\mathrm{A}_{\mathrm{C}} \cdot \mathrm{G}_{\mathrm{T}}<3 \mathrm{~V}$ [6]

## Application

DTMF level is considered as the highest level to be transmitted. Levels used in this application are :

- High group tone level : $-9 \mathrm{dBV}+2 /-2.5(1 \mathrm{VPP})$
- Low group tone level : $-11 \mathrm{dBV}+2.5 /-2(0.80 \mathrm{~V} P$ )
- The level ofthe tonein thehigh group must be 1 dB to 4 dB higher than the level of the tone in the low group. In consequencemaximum DTMF signal level is within 1.38 and $2.32 \mathrm{~V}_{\text {PP. }}$. The maximum phone line level is set to 2.2 V (corresponding to a 0dBm single tone).
$2 \cdot A_{L}=2.2 V_{P P}\left(2 \cdot A_{L}\right.$ becauseof differentialstructure) $\Rightarrow A_{L}=1.1 \mathrm{~V}_{\mathrm{PP}}$
$Z 0=320 \Omega$, Zline $=600 \Omega, Z_{E Q}=905 \Omega$, [5] gives $L_{T}=0.490, A_{C}=1.25 \mathrm{~V}, \mathrm{~m}=1$
[5] gives $G_{T}=m \cdot A_{L} /\left(A_{C} \cdot L_{T}\right)=1.795=+5 \mathrm{~dB}$
Choosing R6 $=22 \mathrm{k} \Omega$ gives R8 $=13 \mathrm{k} \Omega$ (STLC7550 minimum load is $10 \mathrm{k} \Omega$ ) and $\mathrm{G}_{\mathrm{T}}=2$
[6] $\mathrm{Ac} \cdot \mathrm{GT}_{\mathrm{T}}=2.5 \mathrm{~V} \mathrm{PP}<3 \mathrm{~V}$ Op-Amp are not saturated Note : The maximum line level during V. 34 communication is around 1.2 V PP. This gives a maximum signal level on codec output pin around 0.6 VPP [1.2/(2 • GT • LT)] that gives a good dynamic with no distortion.
Sampling frequency : 9.6 kHz gives $\mathrm{fc} \# 19.2 \mathrm{kHz}$ choosing R7 $=22 \mathrm{k} \Omega, \mathrm{C} 3=680 \mathrm{pF}$ and $\mathrm{C} 4=100 \mathrm{pF}$, [4] gives fc $=19.6 \mathrm{kHz}$

Figure 21 : Transmit Filter


AN930-21.EPS

## VI- LINE INTERFACE (continued)

## D. Receive Amplifier

Receive amplifier compensate with a gain $\mathrm{GR}_{\mathrm{R}}$ :

- the loss $L_{R}$ due to the resistor R1 and R2 divider,
- the loss $L_{T}$ due to the transformer, composed by the resistor $Z_{0}$ and the transformer impedance Rs + Rp•m2
The gain condition that makes the maximum line level AL match with the maximum STLC7550 input level $A_{s}$ is :


## Application:

$\mathrm{m}=1$
Maximum line level : 0dBm,
$2 \cdot \mathrm{AL}=0 \mathrm{dBm}=2.2 \mathrm{~V}_{\mathrm{PP}}, \mathrm{AL}=1.1 \mathrm{~V} \mathrm{PP}$,
$R 1=27 \mathrm{k} \Omega, \mathrm{R} 2=20 \mathrm{k} \Omega, \mathrm{L}_{\mathrm{R}}=0.57$,
$Z \mathrm{Zo}=320 \Omega, \mathrm{Rs}=150 \Omega, \mathrm{Rp}=155 \Omega, \mathrm{~L}_{\mathrm{T}}=0.512$,
$\mathrm{As}_{\mathrm{s}}=1.25 \mathrm{~V}_{\mathrm{PP}}$
$\mathrm{G}_{\mathrm{R}}=\mathrm{A}_{\mathrm{S}} /\left(\mathrm{A}_{\mathrm{L}} \cdot \mathrm{L}_{\mathrm{R}} \cdot \mathrm{L}_{\mathrm{T}}\right)=3.89=11.8 \mathrm{~dB}$

We take $\mathrm{R} 3=22 \mathrm{k} \Omega$ and $\mathrm{R} 4=15 \mathrm{k} \Omega$, gives $\mathrm{G}_{\mathrm{R}}=3.93=+11.90 \mathrm{~dB}$.
Note : The maximum line level during V. 34 communication is around 1.2 V pp. This gives a maximum signal level on codec input pin around $0.68 \mathrm{~V}_{\mathrm{PP}}$ $\left.\left[(1.2 / 2) . L_{R} \cdot L_{T} \cdot G_{R}\right)\right]$ that gives a good dynamic with no distortion.
Resistor R4 has also the function of balancing signal TP1Rx+ and TP1Rx- to improve symmetry.
Note : Va is the average voltage between Vout+ and Vout-that representsthe output asymmetry. In ideal conditions it should be equal to 0 .
The single pole anti-aliasing filter (R5, C6) removes high frequency noises. C 6 must be put as close as possible to the chip. The cut-off frequency must be lower than one half of the oversampling frequency (i.e. lower than 460 kHz ).

Figure 22 : Receive Amplifier


## VI - LINE INTERFACE (continued)

## VI.1.2 - Low Cost DAA using A 1:1 Transformer

A duplexor for low-cost application is proposed on Figure 23. Performance depends mainly on a good impedance matching with the phone line and a good Transmit rejectionon the Receive input(loss).

## A. Phone Line Impedance Matching

See VI.1.1 Differential duplexor.
$\Rightarrow Z_{0}=320 \Omega$

## B. Receive Amplifier

The amplifier gain $G_{R}$ (fixed by R5 and R7) is chosen to compensate the loss ( $L_{R}$ ) given by the divider composed by resistor $Z_{0}$ and transformer impedance ( $\mathrm{Rs}+\mathrm{Rp} \cdot \mathrm{m} 2$ ), with $\mathrm{V}_{\text {transmit }}=0$
(see Figure 24). The condition to make maximum line level AL match with maximum codec input level As is:

## Application:

$\mathrm{m}=1$,
$\mathrm{AL}=0 \mathrm{dBm}=2.2 \mathrm{~V} \mathrm{PP}$,
$R_{S}+R p \cdot m 2=305 \Omega, Z_{O}=320 \Omega, L_{R}=0.512$,
As $=1.25 \mathrm{~V}$ PP,
$\mathrm{G}_{\mathrm{R}}=\mathrm{AS} /(\mathrm{m} \cdot \mathrm{AL} \cdot \mathrm{LR})=1.109=+0.9 \mathrm{~dB}$
Choosing R5 $=10 \mathrm{k} \Omega$ gives $R 7=10 \mathrm{k} \Omega$ and $G R=1$.
Note : The maximum line level during V. 34 communication is around 1.2 V Pp. This gives a maximum signal level on codec output pin around $0.6 \mathrm{~V}_{\mathrm{PP}}$ [1.2 $\cdot m \cdot L_{R}+G_{R}$ ] that gives a good dynamic with no distortion.

Figure 23 : Low Cost Duplexor


VI- LINE INTERFACE (continued)
Figure 24 : Receive Amplifier Simplified AC Schematic (View From Line, No Transmit Signal)


## C.Transmit Rejection

For full duplex communication a Transmit signal rejection is made on the Receive amplifier by subtracting the $\mathrm{V}_{\text {transmit signal. }}$
The loss is given by :
LOSS $=\frac{\mathrm{V}_{\text {Receive }}}{\mathrm{V}_{\text {TransmitNo signal received) }}}[7]$

$$
=20 \cdot \log \left(\frac{\mathrm{Z}_{\mathrm{EQ}}}{\mathrm{Z}_{\mathrm{EQ}}+\mathrm{Z}_{\mathrm{O}}} \cdot \frac{\mathrm{R} 5}{\mathrm{R} 7}-\frac{\mathrm{R} 4}{\mathrm{R} 4+\mathrm{R} 6} \cdot \frac{\mathrm{R} 7+\mathrm{R} 5}{\mathrm{R} 7}\right)
$$

with $Z_{E Q}$ the equivalent impedance of the phone line seen from the secondary.
Maximum loss is achieved when :

$$
\frac{Z_{E Q}}{Z_{E Q}+Z_{0}}=\frac{R 4}{R 4+R 6} \cdot \frac{R 7+R 5}{R 5}
$$

## Application:

R $5=10 \mathrm{k} \Omega, \mathrm{R} 6=24 \mathrm{k} \Omega, \mathrm{R} 7=10 \mathrm{k} \Omega$,
$R 4=14 \mathrm{k} \Omega, Z_{E Q}=905 \Omega, Z_{O}=320 \Omega$
[7] $=$ Loss $=-54 \mathrm{~dB}$ (Theoretical value, resistor values should be certified at $1 \%$ for good performances.)

Figure 25 : Transmit Rejection Simplified AC
Schematic (View from Transmit Amplifier, No Signal Received from The Line)


AN930-25.EPS

## VI - LINE INTERFACE (continued)

## D. Transmit filter

A two-pole continuous time external filter must follow the output pin in order to remove quantization noise. The filter characteristics are :
Transfer function :
$H=\frac{V_{\text {OUT }}}{V_{\text {IN }}}=G_{T} \cdot \frac{1}{1+2 \cdot x \cdot s+s^{2}}$ with $s=j \frac{\omega}{2 \pi \cdot f_{C}}$
$D C$ gain: $G_{T}=-\frac{R 3}{R 1}$
Peak factor :
$\mathrm{x}=\frac{1}{2} \cdot\left[\sqrt{\frac{R 2}{R 3}}+\sqrt{\frac{R 3}{R 2}}+\frac{\sqrt{R 2 \cdot R 3}}{R 1}\right] \sqrt{ } \frac{C 1}{2 \cdot C 2}$
Cutoff frequency : $\mathrm{f}_{\mathrm{C}}=\frac{1}{2 \pi \sqrt{R_{2} \cdot R_{3} \cdot \mathrm{C}_{1} \cdot 2 \cdot \mathrm{C}_{2}}}$
with $\mathrm{f}_{\mathrm{C}}>2 \cdot \mathrm{f}_{\mathrm{S}}$ [8]
$\mathrm{f}_{\mathrm{c}}$ must be at least twice the value of the sampling frequency.
The filter also amplifies (with a gain $\mathrm{G}_{\mathrm{T}}$ ) the Transmit signal to compensate the loss (LT) due to the divider made of resistor $Z_{o}$ and equivalent line impedance $Z_{E Q}$. The condition that makes the codec maximum output level $A_{c}$ match with maximum phone line level $A_{L}$ is :

$$
A_{C} \cdot L_{T} \cdot G_{T}=m \cdot A_{L}
$$

with $\mathrm{G}_{\mathrm{T}} \frac{\mathrm{R} 3}{\mathrm{R} 1}$ and $\mathrm{L}_{\mathrm{T}}=\frac{\mathrm{Z}_{\text {line }} \cdot \mathrm{m}^{2}}{\mathrm{Z}_{\mathrm{O}}+\mathrm{Z}_{\mathrm{EQ}}}$ [9]
For low-power application, op-amp supply is limited to 3 V and can be a limitation. It is advised to use Rail to Rail op-amp dedicated to 3V application.
Op-amp should never saturate, i.e. op-amp output signal peak-to-peaklevel should lie within the supply range : $\mathrm{Ac} \cdot \mathrm{G}_{\mathrm{T}}<3 \mathrm{~V}$ [10]

## Application:

DTMF level is considered as the highestlevel to be transmitted. Levels used in this application are :

- High Group tone level is $-9 \mathrm{dBV}+2 /-2.5$
- Low Group tone level is -11dBV +2.5/-2
- The level ofthe tonein the high group must be 1dB to 4 dB higherthanthe level of the tone in the low group.

Inconsequence,maximum DTMFsignal level is within 1.38 and 2.32 VPp. Maximum phone line level is set to 2.2V (corresponding to a 0dBm single tone).
$A_{L}=2.2 V_{P P}, m=1$,
[9] Zline $=600 \Omega, Z_{\text {EQ }}=905 \Omega, Z 0=320 \Omega$, $\mathrm{LT}=0.490$,
$\mathrm{A}_{\mathrm{C}}=2 * 1.25 \mathrm{~V}$ (differential codec output), $\mathrm{Ac}_{\mathrm{c}}=2.5 \mathrm{~V} \mathrm{PP}$
$[9] \mathrm{G}_{\mathrm{T}}=\mathrm{A}_{\mathrm{L}} \cdot \mathrm{m} /\left(\mathrm{Ac}_{\mathrm{C}} \cdot \mathrm{L}_{T}\right)=1.796=+5.1 \mathrm{~dB}$
Choosing R3 $=22 k \Omega$, (STLC7550 minimum load is $10 \mathrm{k} \Omega$,) gives $\mathrm{R} 1=13 \mathrm{k} \Omega, \mathrm{G}_{\top}=1.69=+4.6 \mathrm{~dB}$
Note : The maximum line level during V. 34 communication is around 1.2 V PP. This gives a maximum signal level on codec output pin around $0.6 \mathrm{~V}_{\text {PP }}$ [1.2 $\mathrm{m} /(2 \cdot \mathrm{GT} \cdot \mathrm{LT})$ ] that gives a good dynamic with no distortion.

## [10] $\mathrm{Ac}_{\mathrm{c}} \cdot \mathrm{G}_{\mathrm{T}}=4.23 \mathrm{~V} \mathrm{PP}>3 \mathrm{~V}$

When codec outputs are at maximum level (i.e. 1.25 V PP) the op-amp is saturated. The gain value $\mathrm{G}_{\mathrm{T}}$ is kept in order to have communication signal on codec input pin within the 0.6 V range for best performances. Nevertheless DTMF will be transmitted at a lower level, i.e. at the highest level possible without saturation that is :
DTMF_LEVEL codec pin = op-amp max. output level (3V)

$$
2 \cdot \mathrm{GT}
$$

In that case, DTMF signal on the phone line will be DTMF_LEVEL phone line $=(\mathrm{op}-\mathrm{amp}$ maximum level $(\overline{3 V})) \cdot L_{T}=1.47 \mathrm{VPP}>1.38 \mathrm{~V} P$.
Note that DTMF level on phone line is still within the expected range, but it becomes critical for a DAA designed with a LT gain not close enough to 0.5. In thecase of critical LT gain, see nextchapterfor a DAA with a higher turns ratio ( $1: 1.414$ instead of $1: 1$ ). Sampling frequency: 9.6 kHz gives fc \# 19.2 kHz choosing R2 $=22 \mathrm{k} \Omega, \mathrm{C} 2=680 \mathrm{pF}$ and $\mathrm{C} 1=100 \mathrm{pF}$, [8] gives $\mathrm{f}_{\mathrm{C}}=19.6 \mathrm{kHz}$.

Figure 26 : Transmit Filter AC Schematic


VI - LINE INTERFACE (continued)
VI.1.3- Low Cost DAA using a 1.414:1 Transformer

For low-cost 3V DAA, the Transmit level can become critical because of the single Op-Amp (only 3V ofdynamic, refer to the previous chapter VI.1.2). The DAA proposed on Figure 27 uses a transformer with a higher turns ratio that allows a higher Transmit level on the phone line. On thisschematic, only component values and transformer reference have been changed. Refer to the previous chapter for a detailed description. (VI.1.2 Low Cost DAA using a 1:1 Transformer). The calculation of the components values is given hereafter.

## A. Phone Line Impedance Matching

The MIDCOM 671-9366 transformer used gives the following performances :

- D.C resistance : Primary : $119 \Omega \pm 10 \%$

Secondary: $129 \Omega \pm 10 \%$

- Turns radio : $0.707: 1 \pm 1 \%(m=1.414)$
- Longitudinal balance : 46dB min.
- Insertion loss : 2.5dB max.

This $0.707: 1$ transformer is used as a 1.414:1 one by reverting its sides:

- the secondary (instead of primary) is connected to the phone line.
- the primary is connected to the hybrid.

The obtained transformer characteristics are :

- $R$ P $=129 \Omega$
- $R s=119 \Omega$
- $\mathrm{m}=0.707$

Zline $=600 \Omega$
$[1]=Z_{O}=($ Zline-RP $) \cdot m^{2}-R_{S}=116 \Omega$
We take $Z_{O}=118 \Omega$

## B. Receive Amplifier

$\mathrm{m}=0.707$
$\mathrm{A}_{\mathrm{L}}=0 \mathrm{dBm}=2.2 \mathrm{~V} \mathrm{PP}$,
$R_{s}+R p \cdot m 2=184 \Omega, Z_{O}=118 \Omega, L_{R}=0.391$
$\mathrm{A}_{S}=1.25 \mathrm{~V}_{\mathrm{PP}}$
$\mathrm{G}_{\mathrm{R}}=\mathrm{As} /\left(\mathrm{m} \cdot \mathrm{AL} \cdot \mathrm{LR}_{\mathrm{R}}\right)=2.05=+6.2 \mathrm{~dB}$
Choosing R5 $=20 \mathrm{k} \Omega$ gives $\mathrm{R} 7=10 \mathrm{k} \Omega$ and $\mathrm{G}_{\mathrm{R}}=2$.

## C. Transmit Rejection

$R 5=20 k \Omega, R 6=13 k \Omega, R 7=10 k \Omega$,
$R 4=15 \mathrm{k} \Omega, Z_{E Q}=484 \Omega, Z_{O}=118 \Omega$
[7] = Loss = -66dB (Theoreticalvalue,resistorvalues should be certified at $1 \%$ for good performances.)

## D. Transmit Filter

$A_{L}=2.2 V_{\text {PP, }} m=0.707$
[9] Zline $=600 \Omega, Z_{E Q}=484 \Omega, Z 0=118 \Omega, L_{T}=0.498$ Ac $=2 * 1.25 \mathrm{~V}$ (differential codec output), $\mathrm{A}_{\mathrm{C}}=2.5 \mathrm{~V} \mathrm{PP}$
[9] $\mathrm{GT}^{T}=\mathrm{AL}_{\mathrm{L}} \cdot \mathrm{m} /\left(\mathrm{Ac} \cdot \mathrm{LT}_{\mathrm{T}}\right)=1.249=+1.9 \mathrm{~dB}$
Choosing R3 $=22 \mathrm{k} \Omega$, (STLC7549 minimum load is $10 \mathrm{k} \Omega$,) gives $\mathrm{R} 1=18 \mathrm{k} \Omega$, $\mathrm{G}_{\mathrm{T}}=1.22=+1.7 \mathrm{~dB}$
[10] $A_{c} \cdot G_{\tau}=3 V$ Pp Op-Amp are not saturated

Figure 27


## VI - LINE INTERFACE (continued)

## VI.1.4- Low Cost DAA for complex impedances

In the previous parts, the phone line impedance Zline has been set to a resistive load of $600 \Omega$ (main case). For certain countries, like Germany, Australia, Norway, Sweden, U.K., or in the new european standard TBR21, Zline is considered as a R,R,C network. This part gives an example based on a low cost DAA for TBR21 complex impedance:

$$
Z_{\text {TBR21 }}=270 \Omega+(750 \Omega / / 150 \mathrm{nF})
$$

It can used as a universal $R, R, C$ network that match with any complex impedance countries as it provides optimum return loss (Min. 16dB, see Figure 28).

| Country <br> $\mathbf{Z}=\mathbf{R}_{\mathrm{L} 1}+\left(\mathbf{R}_{\mathrm{L} 2} / / \mathbf{C}_{\mathrm{L}}\right)$ | $\mathbf{R}_{\mathrm{L} 1}$ <br> $(\Omega)$ | $\mathbf{R}_{\mathrm{L} 2}$ <br> $(\Omega)$ | $\mathbf{C}_{\mathrm{L}}$ <br> $(\mathbf{n F})$ | Min. <br> Return Loss <br> required (dB) |
| :--- | :---: | :---: | :---: | :---: |
| Germany | 220 | 820 | 115 | 18 |
| Australia | 220 | 820 | 120 | 14 |
| Norway | 120 | 820 | 110 | 9 |
| Sweden | 275 | 850 | 150 | 18 |
| United <br> Kingdom | 370 | 620 | 310 | 14 |

Refer to section VI.1.2 for a general description of the low cost DAA.
Switching from real to complex impedances requires to review the impedance matching and the Transmit rejection parts.

Figure 28


## A. Phone Line Impedance Matching on a specific complex impedance

Figure 29 shows the equivalent model of a line interface, where Rp and Rs are the transformer resistances, and Zline the phone R,R,C complex impedance. R10, R9, C9 are shown on the DAA schematic given in Figure 30.
Impedances are matching when DAA input impedance (composed of R9,C9,R10,Rs and Rp) is equivalent to line impedance Zline.
It gives:
$\mathrm{R} 9=\mathrm{RL} 2 . \mathrm{m}^{2}, \mathrm{C} 9=\mathrm{CL} / \mathrm{m}^{2}$
$R 10+R s+R p . m^{2}=R L 1 . m^{2}$
Note that the transformer equivalent resistance (Rs+Rp.m²) must be lower or equal to RL1.m².

## Application

This example is targeted for TBR21 impedance:
$R_{L 1}=270 \Omega, R_{L 2}=750 \Omega, C_{L}=150 \mathrm{nF}$.
The transformer MIDCOM 671-8332 used in previous schematics present an equivalent resistor ( $R s+R p . m^{2}$ ) too high. It is replaced by a MIDCOM 671-8248 that gives the following performances:
$R s=67.5 \Omega, R p=67.5 \Omega, m=1$
Rs + Rp . m2 $=135<$ RL1
Then R9 $=750 \Omega$, R10 $=130 \Omega$,
$\mathrm{C} 9=147 \mathrm{nF}(100 \mathrm{nF}+47 \mathrm{nF})$.
It gives a return loss around 30 dB in the whole bandwidth.

Figure 29


## STLC7550 APPLICATION NOTE

VI- LINE INTERFACE (continued)
VI.1.4- Low Cost DAA for complex impedances (continued)

Figure 30


## B. Transmit Rejection

Transmit rejection performance is directly linked to the line impedance.
With complex impedance lines, Transmit rejection needs to be featured with a complex network (composed of R6,R8,C8 and R4) in order to follow the line impedance move within the whole bandwidth. $R 4$ is set to a convenient value ( $\mathrm{R} 4=43 \mathrm{k} \Omega$ ). Note that capacitor C 4 becomes critical for a good rejection at low frequencies. It is so interesting to choose R4 high enough to obtain a good R4,C4 cut-off frequency with a low cost C4.
Detailed calculation are given below for any complex impedance value.
In this example, R5 is chosen equal to R7 ( $R 5=R 7=10 \mathrm{k} \Omega$, refer to the chapter "B. Receive amplifier", page 15). Transmit rejection is achieved when V1 = 1/2 . V2 in the whole bandwidth.

- at high frequencies, R9, RL2 and R8 have no influence (shunted by capacitors C9, CL and C8). Taking R9 = RL2 = R8 = 0,
it gives $\mathrm{V} 2=\mathrm{V}$ transmit and then $\mathrm{V} 1=1 / 2 \mathrm{~V}$ transmit. Then R6 = R4 $=43 \mathrm{k} \Omega$.
- atlowfrequencies,C9, CLandC8have noinfluence. Transmitrejection canbecalculatedconsideringonly resistors.
$\frac{V 2}{V_{\text {Transmit }}}=\frac{R 10+R s+(R p+R L 1+R L 2) \cdot m^{2}}{R 9+R 10+R s+(R p+R L 1+R L 2) \cdot m^{2}}$

$$
=\frac{R L 1+R L 2 / 2}{R L 1+R L 2}=0.632
$$

$\mathrm{V} 1=\frac{1}{2} \cdot \mathrm{~V} 2=0.316$
$R 8+R 6=\frac{1-0.316}{0.316} \cdot R 4=93 k \Omega$
$\mathrm{R} 8=93 \mathrm{k} \Omega, \mathrm{R} 6=51 \mathrm{k} \Omega$
Values should be certified at $1 \%$ for good performances.
$\mathrm{C} 8=\frac{\mathrm{RL} 1 \cdot \mathrm{RL} 2}{(\mathrm{RL} 1+\mathrm{RL} 2 / 2) \cdot \mathrm{R} 8} \cdot \mathrm{CL}=923 \mathrm{pF}$
We take C8 = 1nF.
Note : capacitorC9 and related resistors constitute a low-pass filter for phone line incoming signals. We have to check that its cut-off frequency is outside the bandwidth :
$\mathrm{fc} 9=\frac{\mathrm{R} 9+\mathrm{Req}}{2 \pi \cdot \mathrm{R} 9 \cdot \mathrm{Req} \cdot \mathrm{C} 9}$
with $R e q=R 10+R s+m^{2} . R p$
$\mathrm{fc} 9=5.3 \mathrm{kHz}$, then the low-pass filter has no effect in the bandwidth.

VI- LINE INTERFACE (continued)
Experimental measures gives an electrical receive echo in the same range ( +3 dB higher) than for $600 \Omega$ lines (refer to Figure 46, page 27).
Detailed Calculation (see Figure 31)
Transmit rejection is achieved when
$\mathrm{V} 1=\frac{\mathrm{R} 5}{\mathrm{R} 7+\mathrm{R} 5} \cdot \mathrm{~V} 2$
$\frac{\mathrm{V} 2}{\mathrm{~V}_{\text {Transmit }}}=\mathrm{Al} \cdot \frac{1+\mathrm{j} \frac{\omega}{\omega \mathrm{l} 1}}{1+\mathrm{j} \frac{\omega}{\omega \text { l2 }}}$
with $\mathrm{Al}=\frac{\mathrm{RL} 1+\mathrm{RL} 2 / 2}{\mathrm{RL} 1+\mathrm{RL} 2}$
$\omega \mathrm{l}=\frac{\mathrm{RL} 1+\mathrm{RL} 22}{\mathrm{RL} 1 \cdot \mathrm{RL} 2 \cdot \mathrm{CL}^{\prime}}, \omega \mathrm{l} 2=\frac{\mathrm{RL} 1+\mathrm{RL} 2}{\mathrm{RL} 1 \cdot \mathrm{RL} 2 \cdot \mathrm{CL}}$
$\omega \mid 1<\omega / 2$
$\frac{V_{1}}{V_{\text {Transmit }}}=\operatorname{Ar} \cdot \frac{1+j \frac{\omega}{\omega r 1}}{1+j \frac{\omega}{\omega r 2}}$
with $\mathrm{Ar}=\frac{\mathrm{R} 4}{\mathrm{R} 4+\mathrm{R} 8+\mathrm{R} 6}$
$\omega \mathrm{r} 1=\frac{1}{\mathrm{R} 8 \cdot \mathrm{C} 8}, \omega \mathrm{r} 2=\frac{\mathrm{R} 4+\mathrm{R} 6+\mathrm{R} 8}{\mathrm{R} 8 \cdot(\mathrm{R} 4+\mathrm{R} 6) \cdot \mathrm{C} 8}$
$\omega \mathrm{r} 1<\omega \mathrm{r} 2$
Solving equation [1] , gives
$A r=\frac{R 5}{R 5+R 7} \cdot A l$ with $\omega r 1=\omega / 1$ and $\omega r 2=\omega / 2$ It gives the following component values
$\mathrm{R} 6+\mathrm{R} 8=\frac{\mathrm{R} 5 \cdot(1-\mathrm{Al})+\mathrm{R} 7}{\mathrm{Al} \cdot \mathrm{R} 5} \cdot \mathrm{R} 4, \mathrm{R} 6=\frac{\mathrm{R} 7}{\mathrm{R} 5} \cdot \mathrm{R} 4$
$\mathrm{C} 8=\frac{\mathrm{RL} 1 \cdot \mathrm{RL} 2}{(\mathrm{RL} 1+\mathrm{RL} 2 / 2) \cdot \mathrm{R} 8} \cdot \mathrm{CL}$

Figure 31


AN930-31.EPS

## STLC7550 APPLICATION NOTE

## VI - LINE INTERFACE (continued)

## VI. 2 - Current Driver

The current driver block provides the DC current required to maintain the line in a off-hook condition. It mustprovidea high AC impedance to avoid attenuating the phone signals. This is achieved by using a darlington device or 2 NPN transistors that looks resistive for DC current and gives a high AC impedance across Tip and Ring within the voice band. DC current is fixed by the equivalent resistor REQ, depending on the phone line characteristics of the country to which the modem is dedicated (Minimum current required, maximum current and line voltage).
Application : $\mathrm{REQ}=58 \Omega$
Figure 32 : Current Driver Block

VI.2.1 - Ring Detect (see Figure 33)

Figure 33 : Ring Detect


## VI.2.2-Protection Devices

The bridge protects modem against Tip and Ring inverting. The protection block is varistors that protect modem againstspikes(e.g. lightning). Thetwo protection devices are included in a unique component TSI270B1. The connections are shown on Figure 34.
Figure 34 : Modem Protection


TSI270B1 features :

- Single device providing Diode bridge bidirectional protection
- Crowbar protection
- Peak pulse current : $I_{\text {pp }}=30 \mathrm{~A}, 10 / 1000 \mu \mathrm{~s}$
- Voltage : 270V
- Maximum current : $\mathrm{I}_{\mathrm{O}}=0.5 \mathrm{~A}$


## VI.2.3-Hook switch

The hook switch connects the PSTN to the DAA or to the phone socket.
To answer an incoming call, the system needs to makethe connectiononthe PSTNafter aringing unit. The diode is used to bypass current peak at the hook switch pins during switching.
Figure 35 : Hook Switch


## VII- APPLICATION

Figure 36 : Low Power Host Processing Modem Application using STLC7550.


Figure 37 : Appendix : Suggested Implementation


## STLC7550 APPLICATION NOTE

## VIII - PERFORMANCES

The measurements have been performed with a RODHE \& SCHWARZ Audio Analyzer2Hz-300kHz UPD. The sampling frequency is 9.6 kHz and oversampling ratio is 160 .

## VIII. 1 - ADC Converter

The SNDR measured is 83 dB for a signal level equal to -3 dBr (see Figure 38).
Figure 39 givesthe SNDR for the analog to digital/digital to analog loop back. We can see that the SNDR is 78 dB at -6 dBr and this value is 80 dB at -3 dBr .
In this configuration the noise power of the ADC and the DAC are added conducting to $\mathrm{a}+3 \mathrm{~dB}$ noise powerincrease. So it meansthat bothADC and DAC present a SNDR to 83dB for a -3dBr signal level.

## Dynamic Range : DR

The measurement result is 87.5 dB for a signal level equal to $-20 \mathrm{dBFs}(0.0884 \mathrm{~V}$ RMs) (see Figure 40).
The DR Figure is dependant on the oversampling ratio and the supply voltage : see below table.

|  |  | $\mathrm{V}_{\mathrm{DD}}$ |  |
| :---: | :---: | :---: | :---: |
|  |  | 3 V | 5 V |
| Over | $\mathbf{6 4}$ | 80 dB | 78 dB |
|  | $\mathbf{1 6 0}$ | 87.5 dB | 85 dB |

## Total Harmonic Distortion

The THD measured with a -6dBFs signal level is 93dB (see Figure 41).

## Offset

ADC offset is specified within the range $\pm 300$ LSB. It is recommended to perform offset cancellation at the DSP side.

## VIII. 2 - DAC Converter

Figure 42 gives the measurement result of the dynamic range. The signal level is -20dBr. Dynamic range extrapolated to full range is 87 dB .
The total harmonic distortion (harmonic frequencies in the band $100 \mathrm{~Hz}-4080 \mathrm{~Hz}$ ) is equal to -94 dB (see Figure 43).

Figure 38 : Signal to Noise Ratio : ADC


Figure 39 : Signal to Noise Ratio : ADC + DAC


VIII - PERFORMANCES (continued)
Figure 40 : Dynamic Range. Supply = 3V, Oversampling Ratio $=160$.



Figure 41 : Total Harmonic Distortion


| - Genkration Penel |  |
| :---: | :---: |
| $\approx$ nut tut |  |
| \% Frealircy | ${ }_{0}^{\text {Rel4 }}$ |
| - ninaluzr | ${ }_{\text {PNEL }}$ |
| \% instrumert |  |
| $\approx$ Sample Prq | Uatulu: |
|  |  |
| ${ }^{\text {z }}$ |  |
| \% Reference |  |
| $\approx$ пиuction - | 1.00 THD |
| Hode |  |



Figure 42 : $\operatorname{DAC}(D R=87 d B$, level $=-20 d B r)$


VIII - PERFORMANCES (continued)
Figure 43 : DAC (THD $=-93 \mathrm{~dB}$, level $=-6 \mathrm{dBr})$


## VIII. 3 - DAA Characteristics

## DC Mask

Figure 44 gives the TIP and ring voltage versus the line current. The slopeand the absolute voltage are managed with the resistor R1, R2 and R3 (see Figure 32) in order to fulfill the different countries regulation.

Figure 44


## Return Loss

Figure 45 gives the $600 \Omega$ impedance matching in single ended configuration. The low frequency response is significantly dependanton the C3 capacitor value (see Figure 23).

The return loss figure is stable over a 15 to 120 mA line current range.

Figure 45


AN930-45.EPS

## VIII - PERFORMANCES (continued)

## Electrical Receive Echo

(single ended duplexer mode)
Figure 46 gives signallevels at differentsuccessive points of the transmit channel. The signal level at the transmit STLC7550 outputs is -6 dBr ( $0 \mathrm{dBr}=2.5 \mathrm{VPP}$ ).
The external duplexer transmit gain ( +4.6 dB ) compensates part of the transformer stage losses and lead to a global attenuation from the STLC7550 and the line of about -2dB.
The electrical echo is measured at the $1 \mathrm{~N}_{+} /$- inputs for a $600 \Omega$ resistive line impedance. The two plots corresponding to different C 4 (see Figure 22) capacitor values show the low frequency rejection difference.

Figure 46 : Transmit Single Ended Mode


Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Micr oelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No licence is granted by implication or otherwise und erany patent or patent rights of SGS-THOMSON Microelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. SGS-THOMSON Microelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of SGS-THOMSON Microelectronics.
© 1998 SGS-THOMSON Microelectronics - All Rights Reserved
Purchase of $I^{2} C$ Components of SGS-THOMSON Microelectronics, conveys a license under the Philips $I^{2} C$ Patent. Rights to use these components in a $I^{2} C$ system, is granted provided that the system conforms to the $I^{2} C$ Standard Specifications as defined by Philips.

## SGS-THOMSON Microelectronics GROUP OF COMPANIES

Australia - Brazil - Canada - China - France - Germany - Italy - Japan - Korea - Malaysia - Malta - Morocco
The Netherlands - Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A.

