
HD66002

(80-Channel General-purpose Driver for Middle- or Small-sized
Liquid Crystal Panel)

HITACHI

ADE-207-277(Z)
'99.9
Rev. 0.0

Description

The HD66002 is an 80-channel column driver, which drives a middle-or small-sized liquid crystal panel. This product can be used to expand the display of small portable equipment when connected to LCD-II controllers. In addition, it can be applied to middle-sized dot-matrix liquid crystal displays with sizes such as 128×240 or 128×480 dots.

Features

- Logic power supply voltage: 2.7 to 5.5V
- Display duty: 1/16 (1/5 bias) to 1/128
- 80 liquid crystal display drive circuits
- Liquid crystal display drive voltage: 6 to 17V
- Data transfer speed: 2.5 MHz max
- Serial/parallel conversion function
- Chip enable signal automatic generation
- Controllers that can be used with
 - HD44780U, HD66710, HD66712, HD66720, and HD66730 (LCD-II series)
 - HD61830B (LCDC series)
- Packages
 - FP-100A
 - TFP-100B
 - No package (bare chip)
- CMOS process

HD66002

Ordering information

Type name	Package
HD66002FS	FP-100A
HD66002TE	TFP-100B
HCD66002	Bare chip

Pin Arrangement




Figure 1 Pin Arrangement (HD66002FS)




Figure 2 Pin Arrangement (HD66002TE)

Block Diagram




Figure 3 Block Diagram

Block Functions

Liquid crystal display drive circuit

Generates one of four levels V1 to V4 to the output pin to drive the liquid crystal display according to the combination of data of the 80-bit latch circuit and the M signal.

80-bit latch circuit

Latches data of the 80-bit bi-directional shift register (also used as a latch circuit) at the falling edge of CL1, and transmits it to the liquid crystal display drive circuit.

80-bit bi-directional shift register (also used as a latch circuit)

When FCS is low, this register functions as an 80-bit shift register. At this time, DIOL and DIOR are used as data input/output pins. When FCS is high, this register functions as a 20×4 -bit latch circuit. At this time, data that is input in serial to data input pin DR or DL is converted to 4-bit data, and then is latched to this register according to the latch signal generated by the selector.

S/P

Converts serial data into 4-bit parallel data.

Selector

Decodes output data from the counter and generates a latch signal. Functions when latching data at serial-latch operation (when FCS is high). At this time, after 80 bits of data Y1 to Y80 are completely latched, the operation of the selector terminates. Even if input data changes, data in the latch circuit is maintained.

Operating mode switching circuit

Switches shift register operation (when FCS is low) and serial-latch operation (when FCS is high).

Pin Functions

Table 1 Pin Functions

Classification	Symbol	Pin No.	Pin Name	Input/ Output	Function
Power supply	V_{CC}	41 (39)	V_{CC}	—	V_{CC} -GND: Logic power supply V_{CC} - V_{EE} : Power supply for driving the liquid crystal display.
	GND	39 (37)	GND		
	V_{EE}	36 (34)	V_{EE}		
	V1	32 (30)	V1	Input	Power supply voltage for liquid crystal display drive level. See Figure 4.
	V2	33 (31)	V2		
V3	34 (32)	V3			
Control signal	V4	35 (33)	V4		
	CL1	38 (36)	Clock 1	Input	Display data latch signal. Data is latched at the falling edge of this signal.
	CL2	49 (47)	Clock 2	Input	Display data latch and shift signal. This signal is valid at its falling edge.
	M	37 (35)	M	Input	AC conversion signal for liquid crystal display drive output.
	SHL	40 (38)	Shift left	Input	Control signal for inverting data output destination. 1. Operating mode: Serial-latch operation When serial data is input in order from D1 to D80, the relationship between data and output Y are as shown in Table 2. When SHL is low, data is input from the DL pin, and the DR pin is set low. When SHL is high, data is input from the DR pin, and DL pin is set low. 2. Operating mode: Shift register operation When serial data is input in order from D1 to D80, the relationship between data and output Y are as shown in Table 3. When SHL is low, data is input to the DIOL pin, and output from the DIOR pin. When SHL is high, the relationships between DIOL and DIOR are reverse.
\bar{E}	31 (29)	Enable	Input	When FCS is high, data latch starts by setting the \bar{E} signal low. When FCS is low, set the \bar{E} signal high. The relationships between the \bar{E} signal, the FCS signal, and data latch operation are as shown in Table 4.	

Pin Functions

Table 1 Pin Functions (cont)

Classification	Symbol	Pin No.	Pin Name	Input/ Output	Function
Control signal	$\overline{\text{CAR}}$	50 (48)	Carry	Output	When FCS is high, a chip enable signal is transferred to the next IC from this pin. Connect this pin to the next IC. When FCS is low, open this pin.
	DIOL DIOR	48 (46) 47 (45)	Data I/O (L) Data I/O (R)	Input/ output	In serial-latch operation, DIOL, DIOR, DR, and DL are display data input and open pins. When the SHL pin is high, DL is low and DR is input, and when it is low, DL is input and DR is low. At this time, set the DIOL and DIOR pins low.
	DR DL	46 (44) 45 (43)	Data (R) Data (L)	Input	In shift register operation, DIOL, DIOR, DR, and DL are display data input and output pins. When the SHL pin is high, DIOL and DIOR are output and input, respectively, and vice versa when the SHL pin is low. At this time, set the DR and DL pins low. When display data is high, liquid crystal display drive output is selection level and the liquid crystal display is on, and when display data is low, they are non-selection and off, respectively.
	FCS	42 (40)	Function select	Input	Control signal to select each operating mode. When the FCS pin is low, the operating mode is shift register, and when it is high, the operating mode is serial latch.
	TEST1 TEST2	43 (41) 44 (42)	Test 1 Test 2	Input	Test pins. Set these pins high.
Liquid crystal display drive output	Y1 to Y80	51 to 100 (49 to 100) 1 to 30 (1 to 28)	Y1 to Y80	Output	Each Y pins outputs one of the four voltage levels V1, V2, V3, or V4 according to the combination of M and display data. The combination is differently between serial latch operation and shift register operation. See Figure 5. In case of using at display expanse of LCD-II family, use in shift register operation (FCS = L).

Note: Pin numbers of the HD66002TE are enclosed in parentheses ().





Figure 4 Liquid Crystal Display Drive level

Serial Latch Operation (FCS = H)



Shift Register Operation (FCS = L)




Figure 5 Liquid Crystal Display Drive Output

Table 2 Relationship between Data and Output Y in Serial-Latch Operation

SHL	Y1	Y2	Y79	Y80
Low	D1	D2	D79	D80
High	D80	D79	D2	D1

Table 3 Relationship between Data and Output Y in Shift Register Operation

SHL	Y1	Y2	Y79	Y80
Low	D80	D79	D2	D1
High	D1	D2	D79	D80


Table 4 Relationship between FCS, \bar{E} , and Data Latch Operation

FCS	\bar{E}	Data Latch Operation
High	Low	Enabled
	High	Disabled
Low	High	—

Application Examples

Example 1 (Shift Register Operating Mode 1)

Figure 6 shows an example when configuring the 16 × 200-dot LCD panel using the HD66002 (when using the HD44780U as a controller).




- Notes:
1. The resistance of R depends on the type of LCD panel used (normally 2 to 10 k Ω).
 2. To stabilize the power supply, place two 0.1- μ F capacitors near each LCD driver: one between V_{CC} and GND, and the other between V_{CC} and V_{EE}.
 3. In this example, the Y1 pin is located to the right as viewed from the front of the panel.
 4. This example must be designed so that the V_{CC}-V_{EE} voltages of the HD66002s should be a minimum of 6 V.

Figure 6 Application Example 1 (Shift Register Operating Mode 1)

Example 2 (Shift Register Operating Mode 2)

Figure 7 shows an example when configuring the 228 × 25-dot LCD panel using the HD66002 (when using the HD66730 as a controller).



- Notes: 1. The resistance of R depends on the type of LCD panel used (normally 2 to 10 kΩ).
- 2. To stabilize the power supply, place two 0.1-μF capacitors near each LCD driver: one between V_{CC} and GND, and the other between V_{CC} and V_{EE}.
- 3. In this example, the Y1 pin is located to the right as viewed from the front of the panel.

Figure 7 Application Example 2 (Shift Register Operating Mode 2)

Example 3 (Serial-Latch Operating Mode)

Figure 8 shows an example when configuring the 64 x 240-dot LCD panel using the HD66002 (when using the HD61203U as a common driver).




Figure 8 Application Example (Serial-Latch Operating Mode)

- Notes:
- 1. The resistances of R1 and R2 depend on the type of LCD used. For example, for an LCD panel with a 1/9 bias, R1 and R2 must be 3 kΩ and 15 kΩ, respectively. That is, $R1/(4 \cdot R1 + R2)$ should be 1/9.
 - 2. To stabilize the power supply, place two 0.1-mF capacitors near each LCD driver: one between VCC and GND, and the other between VCC and VEE.
 - 3. In this example, the Y1 pin is located to the right as viewed from the front of the panel.

Absolute Maximum Ratings

Item		Symbol	Ratings	Unit	Note
Power supply voltage	Logic circuit	V_{CC}	-0.3 to +7.0	V	1
	Liquid crystal display drive circuit	V_{EE}	$V_{CC} - 19.0$ to $V_{CC} + 0.3$	V	
Input voltage (1)		VT1	-0.3 to $V_{CC} + 0.3$	V	1 and 2
Input voltage (2)		VT2	$V_{EE} - 0.3$ to $V_{CC} + 0.3$	V	1 and 3
Operating temperature		T_{opr}	-20 to +75	°C	
Storage temperature		T_{stg}	-55 to +125	°C	

Notes: 1. Measured relative to GND (0V).

2. Applies to CL1, CL2, M, SHL, \bar{E} , DIOL, DIOR, DR, DL, TEST1, TEST2, and FCS pins.

3. Applies to V1 to V4 pins.

4. If the LSI is used beyond its absolute maximum rating, it may be permanently damaged. It should always be used within the limits of its electrical characteristics in order to prevent malfunction or unreliability.

Electrical Characteristics

DC Characteristics ($V_{CC} = 2.7$ to $5.5V$, $GND = 0V$, $V_{CC} - V_{EE} = 6$ to $17V$, and $T_a = -20$ to $75\text{ }^\circ C$, unless otherwise stated)

Item	Symbol	Applicable Pin	Min.	Typ.	Max.	Unit	Conditions	Note
Input high level voltage	VIH	CL1, CL2, M, SHL, \bar{E} , DIOL, DIOR, DR, DL, FCS, TEST1, and TEST2	$0.8 \times V_{CC}$	—	V_{CC}	V	$V_{CC} = 2.7$ to $4.5V$	
			$0.7 \times V_{CC}$	—			$V_{CC} = 4.5$ to $5.5V$	
Input low level voltage	VIL		0	—	$0.2 \times V_{CC}$		$V_{CC} = 2.7$ to $4.5V$	
					$0.3 \times V_{CC}$		$V_{CC} = 4.5$ to $5.5V$	
Output high level voltage	VOH	\bar{CAR} , DIOL, and DIOR	$V_{CC} - 0.4$	—	—	V	$I_{OH} = -0.4$ mA	
Output low level voltage	VOL	\bar{CAR} , DIOL, and DIOR	—	—	0.4	V	$I_{OL} = 0.4$ mA	
Vi-Yj on resistance	R_{ON1}	Y1 to Y80, and V1 to V4	—	—	20	k Ω	$I_{ON} = 50\text{ }\mu A$ $V_{CC} - V_{EE} = 6$ to $8V$	1
	R_{ON2}		—	—	7.5	k Ω	$I_{ON} = 100\text{ }\mu A$ $V_{CC} - V_{EE} = 8$ to $17V$	1
Input leakage current (1)	I_{IL1}	CL1, CL2, M, SHL, \bar{E} , DIOL, DIOR, DR, DL, FCS, TEST1, and TEST2	-5	—	5	μA	$V_{IN} = V_{CC} - GND$	
Input leakage current (2)	I_{IL2}	V1 to V4	-25	—	25	μA	$V_{IN} = V_{CC} - V_{EE}$	
Consumption current (1)	I_{GND1}	—	—	—	1.0	mA	$f_{CL2} = 2.5$ MHz $f_{CL1} = 4.48$ kHz $f_M = 35$ Hz	2 and 3
Consumption current (2)	I_{EE1}	—	—	—	100	μA	$V_{CC} = 3V$ $V_{CC} - V_{EE} = 17V$ FCS = high	2 and 3
Consumption current (3)	I_{GND2}	—	—	—	500	μA	$f_{CL2} = 400$ kHz $f_{CL1} = 1$ kHz	2 and 4
Consumption current (4)	I_{EE2}	—	—	—	20	μA	$V_{CC} = 3V$ $V_{CC} - V_{EE} = 13V$ FCS = low	2 and 4

Notes: 1. Indicates the resistance between one pin from Y1 to Y80 and another pin from V pins V1 to V4 (Figure 9), when a load current is applied to the Y pin; defined under the following conditions:

$$V_{CC} - V_{EE} = 6 \text{ to } 8V$$

$$V1 \text{ and } V3 = V_{CC} - 2/5 (V_{CC} - V_{EE})$$

$$V4 \text{ and } V2 = V_{EE} + 2/5 (V_{CC} - V_{EE})$$

$$V_{CC} - V_{EE} = 8 \text{ to } 17\text{V}$$

$$V1 \text{ and } V3 = V_{CC} - 2/7 (V_{CC} - V_{EE})$$

$$V4 \text{ and } V2 = V_{EE} + 2/7 (V_{CC} - V_{EE})$$

V1 and V3 should be near the V_{CC} level, and V4 and V2 should be near the V_{EE} level. All these voltage pairs should be separated by less than ΔV , which is the range within which RON, the LCD drive circuits' output impedance, is stable. Note that ΔV depends on power supply voltage $V_{CC} - V_{EE}$. See Figure 10.

2. Input and output currents are excluded. When a CMOS input is floating, excess current flows from the power supply through to the input circuit. To avoid this, VIH and VIL must be held to V_{CC} and GND levels, respectively.
3. Applies to serial-latch operation.
4. Applies to shift register operation.




Figure 9 RON Resistance




Figure 10 Relationship between Driver Output Waveform and Level Voltages

Pin Configuration

Each pin configuration is shown below.




Figure 11 Input Pin Configuration




Figure 12 Input/Output Pin Configuration




Figure 13 Output Pin Configuration

AC Characteristics 1 (In Serial-Latch Operation, FCS = V_{CC}) (V_{CC} = 2.7 to 5.5V, GND = 0V, V_{CC} - V_{EE} = 8 to 17V, and Ta = -20 to +75 ° C, unless otherwise stated)

Item	Symbol	Applicable Pins	Min.	Max.	Unit	Note
Clock cycle time	t _{CYC}	CL2	400	—	ns	
Clock high level width	t _{CWH}	CL2 and CL1	150	—	ns	
Clock low level width	t _{CWL}	CL2	150	—	ns	
Clock setup time	t _{SCL}	CL1 and CL2	100	—	ns	
Clock hold time	t _{HCL}	CL1 and CL2	100	—	ns	
Clock rise and fall time	t _{ct}	CL1 and CL2	—	30	ns	
Clock phase difference	t _{CL}	CL1 and CL2	100	—	ns	
Data setup time	t _{DSU}	DR, DL and CL2	80	—	ns	
Data hold time	t _{DH}	DR, DL, and CL2	100	—	ns	
Enable setup time	t _{ESU}	\bar{E} and CL2	200	—	ns	
Output delay time	t _{DCAR}	\bar{CAR} , CL2, CL1	—	300	ns	1
M phase difference	t _{CM}	M and CL1	—	300	ns	

Note: Defined by connecting the load circuit shown in Figure 14.




Figure 14 Load Circuit

AC Characteristics 2 (In Shift Register Operation, FCS = GND) ($V_{CC} = 2.7$ to $5.5V$, $GND = 0V$, $V_{CC} - V_{EE} = 6$ to $13V$, and $T_a = -20$ to $+75$ ° C, unless otherwise stated)

Item	Symbol	Applicable pins	Min.	Max.	Unit	Note
Clock cycle time	t_{CYC}	CL2	2.5	—	μs	
Clock high level width	t_{CWH}	CL2 and CL1	800	—	ns	
Clock low level width	t_{CWL}	CL2	800	—	ns	
Data setup time	t_{SU}	DIOL and DIOR	300	—	ns	
Data hold time	t_{DH}	DIOL and DIOR	300	—	ns	
Clock setup time	t_{SL}	CL1 and CL2	500	—	ns	1
Clock setup time	t_{LS}	CL1 and CL2	500	—	ns	2
Output delay time	t_{pd}	DIOL and DIOR	—	500	ns	3
Clock rise and fall time	t_{ct}	CL1 and CL2	—	200	ns	

- Notes: 1. Setup time from CL2 fall to CL1 fall.
2. Setup time from CL1 fall to CL2 fall
3. Defined by connecting the load circuit shown in Figure 15.




Figure 15 Load Circuit




Figure 16 Serial-Latch Operation Timing




Figure 17 Shift Register Operation Timing

Cautions

1. Hitachi neither warrants nor grants licenses of any rights of Hitachi's or any third party's patent, copyright, trademark, or other intellectual property rights for information contained in this document. Hitachi bears no responsibility for problems that may arise with third party's rights, including intellectual property rights, in connection with use of the information contained in this document.
2. Products and product specifications may be subject to change without notice. Confirm that you have received the latest product standards or specifications before final design, purchase or use.
3. Hitachi makes every attempt to ensure that its products are of high quality and reliability. However, contact Hitachi's sales office before using the product in an application that demands especially high quality and reliability or where its failure or malfunction may directly threaten human life or cause risk of bodily injury, such as aerospace, aeronautics, nuclear power, combustion control, transportation, traffic, safety equipment or medical equipment for life support.
4. Design your application so that the product is used within the ranges guaranteed by Hitachi particularly for maximum rating, operating supply voltage range, heat radiation characteristics, installation conditions and other characteristics. Hitachi bears no responsibility for failure or damage when used beyond the guaranteed ranges. Even within the guaranteed ranges, consider normally foreseeable failure rates or failure modes in semiconductor devices and employ systemic measures such as fail-safes, so that the equipment incorporating Hitachi product does not cause bodily injury, fire or other consequential damage due to operation of the Hitachi product.
5. This product is not designed to be radiation resistant.
6. No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without written approval from Hitachi.
7. Contact Hitachi's sales office for any questions regarding this document or Hitachi semiconductor products.

HITACHI

Hitachi, Ltd.

Semiconductor & Integrated Circuits.
Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan
Tel: Tokyo (03) 3270-2111 Fax: (03) 3270-5109

URL	North America	: http://semiconductor.hitachi.com/
	Europe	: http://www.hitachi-eu.com/hel/ecg
	Asia (Singapore)	: http://www.has.hitachi.com.sg/grp3/sicd/index.htm
	Asia (Taiwan)	: http://www.hitachi.com.tw/E/Product/SICD_Frame.htm
	Asia (HongKong)	: http://www.hitachi.com.hk/eng/bo/grp3/index.htm
	Japan	: http://www.hitachi.co.jp/Sicd/indx.htm

For further information write to:

Hitachi Semiconductor
(America) Inc.
179 East Tasman Drive,
San Jose, CA 95134
Tel: <1> (408) 433-1990
Fax: <1> (408) 433-0223

Hitachi Europe GmbH
Electronic components Group
Dornacher Straße 3
D-85622 Feldkirchen, Munich
Germany
Tel: <49> (89) 9 9180-0
Fax: <49> (89) 9 29 30 00

Hitachi Europe Ltd.
Electronic Components Group.
Whitebrook Park
Lower Cookham Road
Maidenhead
Berkshire SL6 8YA, United Kingdom
Tel: <44> (1628) 585000
Fax: <44> (1628) 778322

Hitachi Asia Pte. Ltd.
16 Collyer Quay #20-00
Hitachi Tower
Singapore 049318
Tel: 535-2100
Fax: 535-1533

Hitachi Asia Ltd.
Taipei Branch Office
3F, Hung Kuo Building, No.167,
Tun-Hwa North Road, Taipei (105)
Tel: <886> (2) 2718-3666
Fax: <886> (2) 2718-8180

Hitachi Asia (Hong Kong) Ltd.
Group III (Electronic Components)
7/F., North Tower, World Finance Centre,
Harbour City, Canton Road, Tsim Sha Tsui,
Kowloon, Hong Kong
Tel: <852> (2) 735 9218
Fax: <852> (2) 730 0281
Telex: 40815 HITEC HX

Copyright © Hitachi, Ltd., 1998. All rights reserved. Printed in Japan.