OKI Semiconductor

This version: Jan. 1998 Previous version: May. 1997

MSM63V89C

1,048,576-Word x 1-Bit Solid-State Recorder Data Register

GENERAL DESCRIPTION

The MSM63V89C is a solid-state recorder data register in 1,048,576 words x 1 bit configuration.

The MSM63V89C has a built-in internal address generator circuit allowing continuous serial read/write operation by single external clock input. The internal address is automatically incremented by one by read/write operation.

Address designation in units of 1024 words in the direction of words is possible by an external serial address input.

The built-in refresh timer and refresh counter have eliminated the need of an external refresh circuit and realized a low power consumption.

26/20-pin plastic TSOP is used as the package and the operating temperature range is between 0° C and 70° C.

The MSM63V89C is suitable for storing large capacity data with battery backup. A solid state recording and playback system can easily be constructed in combination with OKI's voice synthesizer ICs.

FEATURES

• Configuration: 1,048,576 x 1 bit

• Serial access operation:

Serial access time 1.5µs (3.0µs) Serial read/write cycle time 2.0µs (4.0µs) Fast mode read/write cycle time 0.4µs (0.4µs)

Times in parentheses indicate ones in self-refresh mode.

• Low current consumption: 50 μ A max. (for data holding, V_{CC} =3.0 V)


• Wide operating supply voltage range: Single 2.7 to 3.6V

• Auto-refresh/self-refresh changeable


• Package:

26/20-pin plastic TSOP (TSOPII26/20-P-300-1.27-K) (Product name: MSM63V89CTS-K)

BLOCK DIAGRAM



PIN CONFIGURATION (TOP VIEW)



NC: No connection

26/20-pin plastic TSOP

PIN DESCRIPTIONS

Pin	Symbol	Description
1	D _{IN}	Data input
2	WE	Write enable
3, 24	TEST	Test input
5	CS	Chip select
9	SAD	Serial address data
11	SAS	Serial address strobe
12	TAS	Transfer address strobe
13	V _{CC}	Power supply (3.3 V)
14	RS/A	Auto-Refresh/Self-Refresh Select
15	RFSH	Refresh Clock Input
16	FAM	Fast Access Mode Select
18	RWCK	Read/write clock
25	D _{OUT}	Data output
26	V_{SS}	Ground (0 V)

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Condition	Rating	Unit
Terminal Voltage	V _T	Ta = 25°C, relative to V _{SS}	-1.0 to +7.0	V
Output Short-Circuit Current	I _{0S}	Ta = 25°C	50	mA
Power Dissipation	P _D	Ta = 25°C	1	W
Operating Temperature	T _{op}	_	0 to 70	°C
Storage Temperature	T _{STG}	_	−55 to +150	°C

RECOMMENDED OPERATING CONDITIONS

 $(Ta = 0 \text{ to } 70^{\circ}C)$

Parameter	Symbol	Min.	Тур.	Max.	Unit
Supply Voltage	V _{CC}	2.7	3.3	3.6	V
Supply Voltage	V _{SS}	0	0	0	V
"H" Input Voltage	V _{IH}	V _{CC} - 0.5	V _{CC}	V _{CC} + 0.5	V
"L" Input Voltage	V _{IL}	-0.5	0	+0.5	V

ELECTRICAL CHARACTERISTICS

DC Characteristics

 $(V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}, \text{ Ta} = 0 \text{ to } 70^{\circ}\text{C})$

					,
Parameter	Symbol	Condition	Min. Max.		Unit
"H" Output Voltage	V_{OH}	$I_{OH} = -0.5 \text{ mA}$	V _{CC} - 0.5	_	V
"L" Output Voltage	V_{OL}	I _{OL} = 0.5 mA	_	0.4	V
Input Leakage Current	ILI	$V_I = 0 V \text{ to } V_{CC}$	-1	+1	μΑ
Output Leakage Current	I _{LO}	$V_0 = 0 \text{ V to } V_{CC}$	-1	+1	μΑ
Supply Current (in operating state)	I _{CC1}	$V_{CC} = 3 \text{ V}, t_{RWC} = 2 \mu \text{s}$	_	3	mA
Supply Current (in standby state)	I _{CC2}	V _{CC} = 3 V	_	50	μΑ
Supply Current (FAM)	I _{CC3}	$V_{CC} = 3 \text{ V}, t_{RWC} = 0.4 \mu \text{s}$	_	10	mA

AC Characteristics


 $(V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}, Ta = 0 \text{ to } 70^{\circ}\text{C})$

		MSM63V89C-SELF		MSM63V89C-AUTO		Unit
Parameter	Symbol	Min. Max.		Min. Max.		
Refresh Cycle	t _{REF}	_	_	_	100	ms
Read/Write Cycle Time	t _{RWC}	4,000	_	2,000	_	ns
Access Time	t _{ACC}	_	3,000	_	1,500	ns
Output Turn-off Delay Time	t _{OFF}	0	50	0	50	ns
Input Signal Rise/Fall Time	t _T	3	50	3	50	ns
RWCK Precharge Time	t _{RWP}	1,000	_	500	_	ns
RWCK Pulse Width	t _{RW}	3,000	10,000	1,500	10,000	ns
SAS Cycle Time	t _{SSC}	100	_	100	_	ns
SAS Pulse Width	t _{SAS}	50	_	50	_	ns
SAS Precharge Time	t _{SAP}	50	_	50	_	ns
Address Setup Time	t _{AS}	0	_	0	_	ns
Address Hold Time	t _{AH}	50	_	50	_	ns
TAS Setup Time	t _{ATS}	50	_	50	_	ns
TAS to RWCK Setup Time	t _{TRS}	50	_	50	_	ns
TAS Pulse Width	t _{TAS}	50	_	50	_	ns
Read Command Setup Time	t _{RRS}	0	_	0	_	ns
Read Command Hold Time	t _{RRH}	50	_	50	_	ns
Write Command Setup Time	t _{WRS}	0	_	0	_	ns
Write Command Hold Time	t _{WRH}	50	_	50	_	ns
Write Command Pulse Width	t _{WP}	50	_	50	_	ns
WE to RWCK Lead Time	t _{RWL}	50	_	50	_	ns
Data Setup Time	t _{DS}	0	_	0	_	ns
Data Hold Time	t _{DH}	50	_	50	_	ns
RWCK to WE Delay Time	t _{RWD}	100	_	100	_	ns
RFSH Setup Time	t _{RFS}	_	_	500	_	ns
RFSH Precharge Time	t _{RFP}	_	_	500	_	ns
RFSH Pulse Width	t _{RF}	_	_	1,500	10,000	ns
RFSH RWCK Precharge Time	t _{RRP}	_	_	500	_	ns
Fast Mode Cycle Time	t _{FC}	400	_	400	_	ns
Fast RWCK Mode Access Time	t _{FAC}	_	300	_	300	ns
Fast RWCK Precharge Time	t _{FCP}	100	_	100	_	ns
Fast Mode RWCK Pulse Width	t _{FR}	300	_	300	_	ns
Fast Mode Setup Time	t _{FS}	0	_	0	_	ns
Fast Mode Hold Time	t _{FH}	50	_	50	_	ns
Fast Mode Width	t _{FCC}	4,000	100,000	2,000	100,000	ns
Slow Mode Setup Time	t _{SS}	0	_	0	_	ns
Slow Mode Hold Time	t _{SH}	50	_	50	_	ns


Note: Switching to the fast mode should be made satisfying the timings of t_{FS} and t_{SS} at the "L" level of \overline{RWCK} .

TIMING DIAGRAMS


Read/Write/Read Modify Write Cycle



Auto-Refresh Mode



Fast Access Mode



FUNCTIONAL DESCRIPTION

Serial Address Input (SAD)

Pin for inputting the start address for read/write. Address data can be input in units of 1024 words. The 1,024 address data can be input as 10-bit (A0-A9) serial from the SAD pin.

Serial Address Strobe (SAS)

Pin for the clock used to store the serial address data into the internal register.

Address Transfer Strobe (TAS)

Input pin for setting the serial address data stored in the address register to the internal address counter.

When the \overline{TAS} falls, the Y address is set to address 0.

Read/Write Clock (RWCK)

Input pin for the data register information read/write clock.

Internal operation starts at the falling edge of \overline{RWCK} . The information in the data register is output to the DOUT pin in the read mode, and the information at the DIN pin is written into the data register in the write mode. The internal address counter is automatically incremented when \overline{RWCK} falls.

Write Enable (WE)

Input pin for selecting the read mode, write mode or read modify write mode.

The read mode is set when \overline{WE} is "H", and the write mode is set when \overline{WE} is "L". When \overline{WE} falls from "H" to "L" while \overline{RWCK} is active, the read modify write mode is set.

Data Input (D_{IN})

Input pin for write data.

The information at the data input pin is stored at the falling edge of \overline{RWCK} in the write mode, and at the falling edge of \overline{WE} in the read modify write mode.

Data Output (D_{OUT})

The data output pin is always kept in the high impedance state when \overline{RWCK} or \overline{CS} is kept at "H". When "H" or "L" information is read in the read operation, the output pin is set to "H" to "L" and holds the read information until \overline{RWCK} is again set to "H". In the early write mode the output pin maintains the high impedance state, so I/O common operation by connecting D_{IN} and D_{OUT} is possible.

Self/Auto Refresh Select (RS/A)

Pin for selecting a refresh mode in order to retain memory cell data.

If the $\overline{RS/A}$ pin is set to "L" level, the self-refresh mode is selected and no external refresh control is required. If the $\overline{RS/A}$ pin is set to "H" level, the auto-refresh mode is selected and refresh operation is required to retain memory cell data.

Refresh Clock Input (RFSH)

Input pin for controlling the external refresh when the auto refresh mode is selected. When the autorefresh mode is selected, 1024 refresh operations are required within 100ms via the \overline{RFSH} pin while the \overline{RWCK} is at "H" level.

Fast Access Mode Select (FAM)

Pin for fast read/write operations. Fast read/write is possible by keeping the \overline{FAM} pin at "L" level. The fast access mode is set or released by inputting "L" level or "H" level to the \overline{FAM} pin when the \overline{RWCK} pin is at "L" level, and when t_{FS} and t_{SS} are satisfied.

When 1024-word data access is complete, be sure to insert a normal cycle in order to increment the X address.

Chip Select (CS)

Input pin for disabling all input and output pins. This pin enables parallel use of multiple MSM63V89Cs by connecting the data input and output pins.

Test (TEST)


The TEST pin is fixed to "H" level.

Turning the power ON

To stabilize the device, it is required to pause for over 100 μ s after the V_{CC} reaches the specified voltage. Then it is needed to add eight or more \overline{RWCK} cycles (read cycles or pseudo data write cycles).

PACKAGE DIMENSIONS

(Unit: mm)



Notes for Mounting the Surface Mount Type Package

The SOP, QFP, TSOP, SOJ, QFJ (PLCC), SHP and BGA are surface mount type packages, which are very susceptible to heat in reflow mounting and humidity absorbed in storage.

Therefore, before you perform reflow mounting, contact Oki's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).