


## VERY LOW DROP VOLTAGE REGULATORS WITH INHIBIT AND DROPOUT CONTROL FLAG

- VERY LOW DROPOUT VOLTAGE (0.25V TYP.)
- DROPOUT CONTROL FLAG
- VERY LOW QUIESCENT CURRENT
- (TYP. 90 mA IN OFF MODE, 500mA IN ON MODE)
- OUTPUT CURRENT UP TO 200 mA
- LOGIC-CONTROLLED ELECTRONIC SHUTDOWN
- OUTPUT VOLTAGES OF 3V, 3.3V, 5V, 8.7V, 12V
- INTERNAL CURRENT AND THERMAL LIMIT
- ONLY 2.2 $\mu$ F FOR STABILITY
- AVAILABLE IN  $\pm$  2% SELECTION AT 25°C
- SUPPLY VOLTAGE REJECTION: 70dB (TYP.)




### DESCRIPTION

The L4987 is a very low drop regulator available in PPAK. The very low drop-voltage (0.5V Max at 200 mA) and the very low quiescent current make it particularly suitable for low noise, low power applications, and in battery powered systems. The input dump protection up to 40V makes it ideal for automotive applications. a shutdown Logic Control function is available (pin2, TTL compatible). This means that when the device is

used as a local regulator, it is possible to put a part of the board in standby, decreasing the total power consumption. The regulator employs an output pin (open collector) providing a logic signal when the pass transistor is in saturation at low input voltage, this signal can be used to prevent the pop-up phenomenon in the car radio. In battery powered systems (the cellular phone, notebook) it is possible to use the flag to monitor the battery charge status through the dropout of the regulator.

### SCHEMATIC DIAGRAM



**Table 1: Absolute Maximum Ratings**


Symbol	Parameter	Value	Unit
$V_I$	DC Input Voltage	40	V
$I_O$	Output Current	Internally Limited	
$P_{tot}$	Power Dissipation	Internally Limited	
$T_{stg}$	Storage Temperature Range	-40 to 150	°C
$T_{op}$	Operating Junction Temperature Range	-40 to 125	°C

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these condition is not implied.

**Table 2: Thermal Data**

Symbol	Parameter	PPAK	Unit
$R_{thj-case}$	Thermal Resistance Junction-case	8	°C/W
$R_{thj-amb}$	Thermal Resistance Junction-ambient	100	°C/W

**Figure 1: Connection Diagram (top view)**



**Table 3: Ordering Codes**

TYPE	OUTPUT VOLTAGE
L4987CPT30 (*)	3.0 V
L4987CPT33 (*)	3.3 V
L4987CPT50 (*)	5.0 V
L4987CPT87 (*)	8.7 V
L4987CPT120 (*)	12 V

(\*) Available even in tape & reel.

**Table 4: Electrical Characteristics Of L4987CPT30** (refer to the test circuits,  $V_I = 6V$ ,  $I_O = 5mA$ ,  $T_J = 25^\circ C$ ,  $C_I = 0.1 \mu F$ ,  $C_O = 2.2 \mu F$  unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$V_O$	Output Voltage	$I_O = 200 \text{ mA}$ , $V_I = 6 \text{ V}$	2.94	3	3.06	V
		$I_O = 200 \text{ mA}$ , $V_I = 6 \text{ V}$ , $T_J = -40 \text{ to } 125^\circ C$	2.88		3.12	
$V_I$	Operating Input Voltage	$I_O = 200 \text{ mA}$	3.62		18	V
$I_{out}$	Output Current Limit		250			A
$\Delta V_O$	Line Regulation	$V_I = 4.3 \text{ to } 18 \text{ V}$ , $I_O = 0.5 \text{ mA}$		2.4	14	mV
$\Delta V_O$	Load Regulation	$V_I = 4.1 \text{ V}$ , $I_O = 0.5 \text{ to } 200 \text{ mA}$		3	20	mV
$I_d$	Quiescent Current ON MODE	$V_I = 4.3 \text{ to } 18 \text{ V}$ , $I_O = 0 \text{ mA}$		0.7	1	mA
		$V_I = 4.3 \text{ to } 18 \text{ V}$ , $I_O = 200 \text{ mA}$		1.5	6	
	OFF MODE	$V_I = 12 \text{ V}$		90	180	$\mu A$
SVR	Supply Voltage Rejection	$I_O = 5 \text{ mA}$ , $V_I = 5.3 \pm 1 \text{ V}$	$f = 120 \text{ Hz}$	80		dB
			$f = 1 \text{ KHz}$	75		
			$f = 10 \text{ KHz}$	60		
$V_d$	Dropout Voltage	$I_O = 200 \text{ mA}$		0.25	0.5	V
		$I_O = 200 \text{ mA}$ , $T_J = -40 \text{ to } 125^\circ C$			0.7	
$V_{IL}$	Control Input Logic Low	$T_J = -40 \text{ to } 125^\circ C$			0.8	V
$V_{IH}$	Control Input Logic High	$T_J = -40 \text{ to } 125^\circ C$	2			V
$I_I$	Control Input Current			10		$\mu A$
$C_O$	Output Bypass Capacitance	ESR = 0.5 to 10 $\Omega$ , $I_O = 0 \text{ to } 200 \text{ mA}$ , $T_J = -40 \text{ to } 125^\circ C$	2	10		$\mu F$
$V_{FL}$	Control Flag Output Low	$V_I - V_O < V_{CESAT}$ power, $I_O = 200 \text{ mA}$ , $I_{FL} = 6 \text{ mA}$			0.5	V
$I_{FH}$	Control Flag Output High Leakage Current	$V_I > 3.62 \text{ V}$ , $V_{OH} = 15 \text{ V}$			10	$\mu A$

**Table 5: Electrical Characteristics Of L4987CPT33** (refer to the test circuits,  $V_I = 6.3V$ ,  $I_O = 5mA$ ,  $T_J = 25^\circ C$ ,  $C_I = 0.1 \mu F$ ,  $C_O = 2.2 \mu F$  unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$V_O$	Output Voltage	$I_O = 200 \text{ mA}$ , $V_I = 6.3 \text{ V}$	3.234	3.3	3.366	V
		$I_O = 200 \text{ mA}$ , $V_I = 6.3 \text{ V}$ , $T_J = -40 \text{ to } 125^\circ C$	2.76		3.432	
$V_I$	Operating Input Voltage	$I_O = 200 \text{ mA}$	4		18	V
$I_{out}$	Output Current Limit		250			A
$\Delta V_O$	Line Regulation	$V_I = 4.6 \text{ to } 18 \text{ V}$ , $I_O = 0.5 \text{ mA}$		2.4	14	mV
$\Delta V_O$	Load Regulation	$V_I = 4.4 \text{ V}$ , $I_O = 0.5 \text{ to } 200 \text{ mA}$		3	20	mV
$I_d$	Quiescent Current ON MODE	$V_I = 4.6 \text{ to } 18 \text{ V}$ , $I_O = 0 \text{ mA}$		0.7	1	mA
		$V_I = 4.6 \text{ to } 18 \text{ V}$ , $I_O = 200 \text{ mA}$		1.5	6	
	OFF MODE	$V_I = 12 \text{ V}$		90	180	$\mu A$
SVR	Supply Voltage Rejection	$I_O = 5 \text{ mA}$ , $V_I = 5.6 \pm 1 \text{ V}$	$f = 120 \text{ Hz}$	80		dB
			$f = 1 \text{ KHz}$	75		
			$f = 10 \text{ KHz}$	60		
$V_d$	Dropout Voltage	$I_O = 200 \text{ mA}$		0.25	0.5	V
		$I_O = 200 \text{ mA}$ , $T_J = -40 \text{ to } 125^\circ C$			0.7	
$V_{IL}$	Control Input Logic Low	$T_J = -40 \text{ to } 125^\circ C$			0.8	V
$V_{IH}$	Control Input Logic High	$T_J = -40 \text{ to } 125^\circ C$	2			V
$I_I$	Control Input Current			10		$\mu A$
$C_O$	Output Bypass Capacitance	ESR = 0.5 to 10 $\Omega$ , $I_O = 0 \text{ to } 200 \text{ mA}$ , $T_J = -40 \text{ to } 125^\circ C$	2	10		$\mu F$
$V_{FL}$	Control Flag Output Low	$V_I - V_O < V_{CESAT}$ power, $I_{FL} = 6 \text{ mA}$ , $I_O = 200 \text{ mA}$			0.5	V
$I_{FH}$	Control Flag Output High Leakage Current	$V_I > 4 \text{ V}$ , $V_{OH} = 15 \text{ V}$			10	$\mu A$

**Table 6: Electrical Characteristics Of L4987CPT50** (refer to the test circuits,  $V_I = 8V$ ,  $I_O = 5mA$ ,  $T_J = 25^\circ C$ ,  $C_I = 0.1 \mu F$ ,  $C_O = 2.2 \mu F$  unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$V_O$	Output Voltage	$I_O = 200 \text{ mA}$ , $V_I = 8 \text{ V}$	4.9	5	5.1	V
		$I_O = 200 \text{ mA}$ , $V_I = 8 \text{ V}$ , $T_J = -40 \text{ to } 125^\circ C$	4.8		5.2	
$V_I$	Operating Input Voltage	$I_O = 200 \text{ mA}$	5.7		18	V
$I_{out}$	Output Current Limit		250			A
$\Delta V_O$	Line Regulation	$V_I = 6.3 \text{ to } 18 \text{ V}$ , $I_O = 0.5 \text{ mA}$		3	20	mV
$\Delta V_O$	Load Regulation	$V_I = 3.6 \text{ V}$ , $I_O = 0.5 \text{ to } 200 \text{ mA}$		3	20	mV
$I_d$	Quiescent Current ON MODE	$V_I = 6.3 \text{ to } 18 \text{ V}$ , $I_O = 0 \text{ mA}$		0.7	1	mA
		$V_I = 6.3 \text{ to } 18 \text{ V}$ , $I_O = 200 \text{ mA}$		1.5	6	
	OFF MODE	$V_I = 12 \text{ V}$		90	180	$\mu A$
SVR	Supply Voltage Rejection	$I_O = 5 \text{ mA}$ , $V_I = 7.3 \pm 1 \text{ V}$	$f = 120 \text{ Hz}$	76		dB
			$f = 1 \text{ KHz}$	71		
			$f = 10 \text{ KHz}$	58		
$V_d$	Dropout Voltage	$I_O = 200 \text{ mA}$		0.3	0.5	V
		$I_O = 200 \text{ mA}$ , $T_J = -40 \text{ to } 125^\circ C$			0.7	
$V_{IL}$	Control Input Logic Low	$T_J = -40 \text{ to } 125^\circ C$			0.8	V
$V_{IH}$	Control Input Logic High	$T_J = -40 \text{ to } 125^\circ C$	2			V
$I_I$	Control Input Current			10		$\mu A$
$C_O$	Output Bypass Capacitance	ESR = 0.5 to 10 $\Omega$ , $I_O = 0 \text{ to } 200 \text{ mA}$ , $T_J = -40 \text{ to } 125^\circ C$	2	10		$\mu F$
$V_{FL}$	Control Flag Output Low	$V_I - V_O < V_{CESAT}$ power, $I_O = 200 \text{ mA}$ , $I_{FL} = 6 \text{ mA}$			0.5	V
$I_{FH}$	Control Flag Output High Leakage Current	$V_I > 5.85 \text{ V}$ , $V_{OH} = 15 \text{ V}$			10	$\mu A$

**Table 7: Electrical Characteristics Of L4987CPT87** (refer to the test circuits,  $V_I = 11.7V$ ,  $I_O = 5mA$ ,  $T_J = 25^\circ C$ ,  $C_I = 0.1 \mu F$ ,  $C_O = 2.2 \mu F$  unless otherwise specified)


Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$V_O$	Output Voltage	$I_O = 200 \text{ mA}$ , $V_I = 11.7 \text{ V}$	8.526	8.7	8.874	V
		$I_O = 200 \text{ mA}$ , $V_I = 11.7 \text{ V}$ , $T_J = -40 \text{ to } 125^\circ C$	8.35		9.05	
$V_I$	Operating Input Voltage	$I_O = 200 \text{ mA}$	9.55		18	V
$I_{out}$	Output Current Limit		250			A
$\Delta V_O$	Line Regulation	$V_I = 10 \text{ to } 18 \text{ V}$ , $I_O = 0.5 \text{ mA}$		4	24	mV
$\Delta V_O$	Load Regulation	$V_I = 10 \text{ V}$ , $I_O = 0.5 \text{ to } 200 \text{ mA}$		3	20	mV
$I_d$	Quiescent Current ON MODE	$V_I = 10 \text{ to } 18 \text{ V}$ , $I_O = 0 \text{ mA}$		0.5	1	mA
		$V_I = 10 \text{ to } 18 \text{ V}$ , $I_O = 200 \text{ mA}$		3	6	
	OFF MODE	$V_I = 12 \text{ V}$		90	180	$\mu A$
SVR	Supply Voltage Rejection	$I_O = 5 \text{ mA}$ , $V_I = 11 \pm 1 \text{ V}$	$f = 120 \text{ Hz}$	71		dB
			$f = 1 \text{ KHz}$	68		
			$f = 10 \text{ KHz}$	55		
$V_d$	Dropout Voltage	$I_O = 200 \text{ mA}$		0.3	0.5	V
		$I_O = 200 \text{ mA}$ , $T_J = -40 \text{ to } 125^\circ C$			0.7	
$V_{IL}$	Control Input Logic Low	$T_J = -40 \text{ to } 125^\circ C$			0.8	V
$V_{IH}$	Control Input Logic High	$T_J = -40 \text{ to } 125^\circ C$	2			V
$I_I$	Control Input Current			10		$\mu A$
$C_O$	Output Bypass Capacitance	ESR = 0.5 to 10 $\Omega$ , $I_O = 0 \text{ to } 200 \text{ mA}$ , $T_J = -40 \text{ to } 125^\circ C$	2	10		$\mu F$
$V_{FL}$	Control Flag Output Low	$V_I - V_O < V_{CESAT}$ power, $I_{FL} = 6 \text{ mA}$ , $I_O = 200 \text{ mA}$			0.5	V
$I_{FH}$	Control Flag Output High Leakage Current	$V_I > 9.55 \text{ V}$ , $V_{OH} = 15 \text{ V}$			10	$\mu A$

**Table 8: Electrical Characteristics Of L4987CPT120** (refer to the test circuits,  $V_I = 15\text{V}$ ,  $I_O = 5\text{mA}$ ,  $T_J = 25^\circ\text{C}$ ,  $C_I = 0.1\ \mu\text{F}$ ,  $C_O = 2.2\ \mu\text{F}$  unless otherwise specified)


Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$V_O$	Output Voltage	$I_O = 200\ \text{mA}$ , $V_I = 15\ \text{V}$	11.76	12	8.874	V
		$I_O = 200\ \text{mA}$ , $V_I = 15\ \text{V}$ , $T_J = -40\ \text{to}\ 125^\circ\text{C}$	11.52		9.05	
$V_I$	Operating Input Voltage	$I_O = 200\ \text{mA}$	12.75		18	V
$I_{\text{out}}$	Output Current Limit		250			A
$\Delta V_O$	Line Regulation	$V_I = 13.5\ \text{to}\ 18\ \text{V}$ , $I_O = 0.5\ \text{mA}$		5	30	mV
$\Delta V_O$	Load Regulation	$V_I = 13.5\ \text{V}$ , $I_O = 0.5\ \text{to}\ 200\ \text{mA}$		3	20	mV
$I_d$	Quiescent Current ON MODE	$V_I = 13.5\ \text{to}\ 18\ \text{V}$ , $I_O = 0\ \text{mA}$		0.5	1	mA
		$V_I = 13.5\ \text{to}\ 18\ \text{V}$ , $I_O = 200\ \text{mA}$		3	6	
	OFF MODE	$V_I = 12\ \text{V}$		90	180	$\mu\text{A}$
SVR	Supply Voltage Rejection	$I_O = 5\ \text{mA}$ $V_I = 14.5 \pm 1\ \text{V}$	$f = 120\ \text{Hz}$	67		dB
			$f = 1\ \text{KHz}$	64		
			$f = 10\ \text{KHz}$	51		
$V_d$	Dropout Voltage	$I_O = 200\ \text{mA}$		0.3	0.5	V
		$I_O = 200\ \text{mA}$ , $T_J = -40\ \text{to}\ 125^\circ\text{C}$			0.7	
$V_{IL}$	Control Input Logic Low	$T_J = -40\ \text{to}\ 125^\circ\text{C}$			0.8	V
$V_{IH}$	Control Input Logic High	$T_J = -40\ \text{to}\ 125^\circ\text{C}$	2			V
$I_I$	Control Input Current			10		$\mu\text{A}$
$C_O$	Output Bypass Capacitance	ESR = 0.5 to 10 $\Omega$ , $I_O = 0\ \text{to}\ 200\ \text{mA}$ , $T_J = -40\ \text{to}\ 125^\circ\text{C}$	2	10		$\mu\text{F}$
$V_{FL}$	Control Flag Output Low	$V_I - V_O < V_{\text{CESAT power}}$ , $I_{FL} = 6\ \text{mA}$ , $I_O = 200\ \text{mA}$			0.5	V
$I_{FH}$	Control Flag Output High Leakage Current	$V_I > 9.55\ \text{V}$ , $V_{OH} = 15\ \text{V}$			10	$\mu\text{A}$

TYPICAL PERFORMANCE CHARACTERISTICS (Unless otherwise specified  $T_J = 25^\circ\text{C}$ ,  $C_I=C_O=0.1 \mu\text{F}$ )


**Figure 2:** Output and Flag Voltage vs Input Voltage




**Figure 3:** Output Voltage vs Input Voltage




**Figure 4:** Output and Flag Voltage vs Input Voltage




**Figure 5:** Output Voltage vs Input Voltage



**Figure 6:** Output and Flag Voltage vs Input Voltage



**Figure 7:** Output Voltage vs Input Voltage





## APPLICATION HINT OF L4987CPT30

### HOW TO USE THE CONTROL FLAG

The flag produces a logic "low" whenever the output drops out of regulation. An "out of regulation" condition can result from:

- 1) Low Input Voltage ( $V_{IN} \leq V_{OUT} + V_{DROP}$ )
- 2) Current Limiting
- 3) Thermal Limiting

Figure 1 to 2 show the typical behavior of the output voltage and the control flag versus the input voltage and the temperature. No hysteresis is implemented; so the response of  $V_{OUT}$  and  $V_{FLAG}$  are the same either when the  $V_{IN}$  ramps up or down.

The control flag is an open collector which requires an external pull-up resistor. This may be connected to the regulator output (Figure 9) or some other supply voltage (Figure 10).

Using the regulator output prevents an invalid "high" on the flag which occurs if it is pulled up to an external voltage while the regulator input voltage is reduced below about 2V (Figure 12).

Concerning the pull-up resistor its value must be properly chosen as suggested below. When "low" as it is possible to see in figure 6 the control flag voltage is:

$$V_{FLAG(LOW)} = V_{CE} = 0.5 = V_{SUPPLY} - R_{PULL} \times I_{FL}$$

$V_{SUPPLY}$  is chosen by design and, thus is known, while  $I_{FL}$  must be at maximum 10mA.

$$\text{Then } 0.5V \geq V_{SUPPLY} - R_{PULL} \times 10mA$$

The minimum value of  $R_{PULL}$ , is, so, determined by the following equation:

$$R_{PULL(min)} \geq V_{SUPPLY} - 0.5/10 \text{ mA}$$

Regarding the maximum value of  $R_{PULL}$  note that its value depends of the type of logic used (CMOS, TTL etc.), the transistor leakage current and the presence or not of a load on  $V_{FLAG}$ .

The following example shows how to determine the  $R_{PULL}$  max in the case of CMOS logic, no load and 10 $\mu$ A (for L4978 it is the maximum value of  $I_{FH}$ ) of control flag leakage current.

Because of CMOS logic:

$$V_{FLAG(HIGH)} \geq 2/3 V_{SUPPLY}$$


But:

$$V_{FLAG(HIGH)} = V_{SUPPLY} - R_{PULL} \times I_{FH} \geq 2/3 V_{SUPPLY}$$

so, the maximum value is determined by the following equation:

$$R_{PULL(MAX)} \leq (1/3 V_{SUPPLY})/10 \text{ A}$$

**Figure 8:** Output and Flag Voltage vs Input



**Figure 9:** Flag Voltage vs Input




Figure 10: Test Circuit




Figure 11: Test Circuit




Figure 12: Equivalent Output Circuit






Figure 13: Output and Flag Voltage vs Input



## PPAK MECHANICAL DATA

DIM.	mm.			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
A	2.2		2.4	0.086		0.094
A1	0.9		1.1	0.035		0.043
A2	0.03		0.23	0.001		0.009
B	0.4		0.6	0.015		0.023
B2	5.2		5.4	0.204		0.212
C	0.45		0.6	0.017		0.023
C2	0.48		0.6	0.019		0.023
D	6		6.2	0.236		0.244
D1		5.1			0.201	
E	6.4		6.6	0.252		0.260
E1		4.7			0.185	
e		1.27			0.050	
G	4.9		5.25	0.193		0.206
G1	2.38		2.7	0.093		0.106
H	9.35		10.1	0.368		0.397
L2		0.8	1		0.031	0.039
L4	0.6		1	0.023		0.039
L5	1			0.039		
L6		2.8			0.110	



0078180-E

## Tape &amp; Reel DPAK-PPAK MECHANICAL DATA

DIM.	mm.			inch		
	MIN.	TYP	MAX.	MIN.	TYP.	MAX.
A			330			12.992
C	12.8	13.0	13.2	0.504	0.512	0.519
D	20.2			0.795		
N	60			2.362		
T			22.4			0.882
Ao	6.80	6.90	7.00	0.268	0.272	0.276
Bo	10.40	10.50	10.60	0.409	0.413	0.417
Ko	2.55	2.65	2.75	0.100	0.104	0.105
Po	3.9	4.0	4.1	0.153	0.157	0.161
P	7.9	8.0	8.1	0.311	0.315	0.319




Table 9: Revision History

Date	Revision	Description of Changes
22-Jun-2004	4	$V_O$ min and $V_O$ max values in Table 5, pag. 4 have been corrected.

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics  
All other names are the property of their respective owners

© 2004 STMicroelectronics - All Rights Reserved  
STMicroelectronics GROUP OF COMPANIES

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -  
Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States.

<http://www.st.com>