# Octal 3-State Inverting Transciever1

The MC74ACT640 octal bus transceiver is designed for asynchronous two-way communication between data buses. The device transmits data from bus  $\overline{A}$  to bus B when  $T/\overline{R} = HIGH$ , or from bus  $\overline{B}$  to bus A when  $T/\overline{R} = LOW$ . The enable input can be used to disable the device so the buses are effectively isolated.

- Bidirectional Data Path
- A and B Outputs Sink 24 mA/Source -24 mA
- TTL Compatible Inputs




Figure 1. Pinout: 20-Lead Packages Conductors
(Top View)

#### **PIN ASSIGNMENT**

PIN	FUNCTION
A <sub>0</sub> -A <sub>7</sub>	Side A Inputs or 3-State Outputs
ŌE	Output Enable Input
T/R	Transmit/Receive Input
B <sub>0</sub> -B <sub>7</sub>	Side B Inputs or 3-State Outputs

# **TRUTH TABLE**

ŌĒ	T/R	Applied Inputs	Valid Direction I/P→O/P	Output
Н	Х	Х	Х	Х
L	Н	Н	A to B	L
L	Н	L	Ā to B	Н
L	L	Н	B to A	L
L	L	L	B to A	Н

H = HIGH Voltage Level


L = LOW Voltage Level

X = Immaterial



# ON Semiconductor™

http://onsemi.com



PDIP-20 N SUFFIX CASE 738







EIAJ-20 M SUFFIX CASE 967

#### **ORDERING INFORMATION**

Device	Package	Shipping
MC74ACT640N	PDIP-20	18 Units/Rail
MC74ACT640DW	SOIC-20	38 Units/Rail
MC74AC640DWR2	SOIC-20	1000 Tape & Reel
MC74AC640DT	TSSOP-20	75 Units/Rail
MC74ACT640DTR2	TSSOP-20	2500 Tape & Reel
MC74ACT640M	EIAJ-20	40 Units/Rail
MC74AC640MEL	EIAJ-20	2000 Tape & Reel

#### **DEVICE MARKING INFORMATION**

See general marking information in the device marking section on page 5 of this data sheet.

# MAXIMUM RATINGS (Note 1)

Symbol	I	Parameter	Value	Unit
VCC	DC Supply Voltage		-0.5  to  +7.0	V
٧ <sub>I</sub>	DC Input Voltage		$-0.5 \le V_{I} \le V_{CC} + 0.5$	V
VO	DC Output Voltage	(Note 2)	$-0.5 \le V_{O} \le V_{CC} + 0.5$	V
Ικ	DC Input Diode Current		±20	mA
lok	DC Output Diode Current		±50	mA
IO	DC Output Sink/Source Current		±50	mA
ICC	DC Supply Current per Output Pin		±50	mA
IGND	DC Ground Current per Output Pin		±50	mA
TSTG	Storage Temperature Range		-65 to +150	°C
TL	Lead temperature, 1 mm from Case f	or 10 Seconds	260	°C
TJ	Junction temperature under Bias		+150	°C
θЈА	Thermal resistance	PDIP SOIC TSSOP	67 96 128	°C/W
PD	Power Dissipation in Still Air at 85°C	PDIP SOIC TSSOP	750 500 450	mW
MSL	Moisture Sensitivity		Level 1	
F <sub>R</sub>	Flammability Rating	Oxygen Index: 30% – 35%	UL 94 V-0 @ 0.125 in	
VESD	ESD Withstand Voltage	Human Body Model (Note 3) Machine Model (Note 4) Charged Device Model (Note 5)	> 2000 > 200 > 1000	V
I <sub>Latch</sub> -Up	Latch–Up Performance	Above V <sub>CC</sub> and Below GND at 85°C (Note 6)	±100	mA

<sup>1.</sup> Absolute maximum continuous ratings are those values beyond which damage to the device may occur. Extended exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute maximum–rated conditions is not implied.

- IO absolute maximum rating must be observed.
   Tested to EIA/JESD22-A114-A.
   Tested to EIA/JESD22-A115-A.

- 5. Tested to JESD22-C101-A.
- 6. Tested to EIA/JESD78.

# **RECOMMENDED OPERATING CONDITIONS**

Symbol	Parameter		Min	Тур	Max	Unit
VCC	DC Input Voltage (Referenced to GND)		4.5		5.5	V
V <sub>in</sub> , V <sub>out</sub>	DC Input Voltage, Output Voltage (Referenced to GND)		0		Vcc	V
TA	Operating Temperature, All Package Types		-40	25	+85	°C
t <sub>ľ</sub> , t <sub>ľ</sub>	Input Rise and Fall Time (Note 8)	V <sub>CC</sub> = 4.5 V V <sub>CC</sub> = 5.5 V	0	10 8.0	10 8.0	ns/V
TJ	Junction Temperature (PDIP)				140	°C
ЮН	Output Current – High				-24	mA
loL	Output Current – Low				24	mA

<sup>7.</sup> Unused Inputs may not be left open. All inputs must be tied to a high voltage level or low logic voltage level.

<sup>8.</sup> V<sub>in</sub> from 0.8 V to 2.0 V; refer to individual Data Sheets for devices that differ from the typical input rise and fall times.

#### **DC CHARACTERISTICS**

			T <sub>A</sub> = -	+25°C	T <sub>A</sub> = -40°C to +85°C		
Symbol	Parameter	V <sub>CC</sub> (V)	Тур	Guar	anteed Limits	Unit	Conditions
VIH	Minimum High Level Input Voltage	4.5 5.5	1.5 1.5	2.0 2.0	2.0 2.0	V V	V <sub>OUT</sub> = 0.1 V or V <sub>CC</sub> - 0.1 V
V <sub>IL</sub>	Maximum Low Level Input Voltage	4.5 5.5	1.5 1.5	0.8 0.8	0.8 0.8	V V	V <sub>OUT</sub> = 0.1 V or V <sub>CC</sub> - 0.1 V
VOH	Minimum High Level Output Voltage	4.5 5.5	4.49 5.49	4.4 5.4	4.4 5.4	V V	ΙΟυΤ = -50 μΑ
		4.5 5.5		3.86 4.86	3.76 4.76	V V	*VIN = VIL or VIH
VOL	Maximum Low Level Output Voltage	4.5 5.5	0.001 0.001	0.1 0.1	0.1 0.1	V V	ΙΟυΤ = 50 μΑ
		4.5 5.5		0.36 0.36	0.44 0.44	V V	*VIN = VIL or VIH —24 mA IOH —24 mA
IIN	Maximum Input Leakage Current	5.5		±0.1	±1.0	μΑ	V <sub>I</sub> = V <sub>CC</sub> , GND
ΔICCT	Additional Max. ICC/Input	5.5	0.6		1.5	mA	V <sub>I</sub> = V <sub>CC</sub> - 2.1 V
loz	Maximum 3–State Current	5.5		±0.5	±5.0	μΑ	V <sub>I</sub> (OE) = V <sub>IL</sub> , V <sub>IH</sub> V <sub>I</sub> = V <sub>CC</sub> , GND V <sub>O</sub> = V <sub>CC</sub> , GND
I <sub>OLD</sub> I <sub>OHD</sub>	†Minimum Dynamic Output Current	5.5 5.5			75 –75	mA mA	V <sub>OLD</sub> = 1.65 V Max
ICC	Maximum Quiescent Supply Current	5.5		8.0	80	μΑ	V <sub>IN</sub> = V <sub>CC</sub> or GND

<sup>\*</sup>All outputs loaded; thresholds on input associated with output under test. †Maximum test duration 2.0 ms, one output loaded at a time.

# AC CHARACTERISTICS $t_{\text{f}}$ = $t_{\text{f}}$ = 3.0 ns (For Figures and Waveforms, See Figures 2 and 3.)


				T <sub>A</sub> = - C <sub>L</sub> =	+25°C 50 pF		C to +85°C 50 pF	
Symbol	Parameter		V <sub>CC</sub> * (V)	Min	Max	Min	Max	Unit
<sup>t</sup> PLH	Propagation Delay	An to Bn or Bn to An	5.0	1.5	8.0	1.0	8.5	ns
<sup>t</sup> PHL	Propagation Delay	An to Bn or Bn to An	5.0	1.5	8.0	1.0	9.0	ns
<sup>t</sup> PZH	Output Enable Time	OE to An or Bn	5.0	1.5	10.0	1.0	11.0	ns
tPZL	Output Enable Time	OE to An or Bn	5.0	1.5	10.0	1.0	11.0	ns
<sup>t</sup> PHZ	Output Disable Time	T/R or OE to An or Bn	5.0	1.5	10.0	1.0	11.0	ns
<sup>t</sup> PLZ	Output Disable Time	T/R or OE to An or Bn	5.0	1.5	10.0	1.0	11.0	ns

<sup>\*</sup>Voltage Range 5.0 V is 5.0 V ±0.5 V

# **CAPACITANCE**

Symbol	Parameter	Value Typ	Unit	Test Conditions
C <sub>IN</sub>	Input Capacitance	4.5	pF	V <sub>CC</sub> = 5.0 V
C <sub>I/O</sub>	Input/Output Capacitance	15	pF	V <sub>CC</sub> = 5.0 V
C <sub>PD</sub>	Power Dissipation Capacitance	45	pF	V <sub>CC</sub> = 5.0 V

# **SWITCHING WAVEFORMS**







Figure 2.

Figure 3.



\*Includes all probe and jig capacitance

Figure 4. Test Circuit

# **MARKING DIAGRAMS23**

PDIP-20 SO-20

MC74ACT640N

AWLYYWW

ACT640 **AWLYYWW** 

RARRARARA ACT 640 ALYW

TSSOP-20

EIAJ-20 


74ACT640 AWLYWW <u>סחחחחחחחחחחק</u>

= Assembly Location

= Wafer Lot WL, L YY, Y = Year WW, W = Work Week

# **PACKAGE DIMENSIONS**

PDIP-20 **N SUFFIX** 20 PIN PLASTIC DIP PACKAGE CASE 738-03 ISSUE E



#### NOTES:

- IOTES:

  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

  2. CONTROLLING DIMENSION: INCH.


  3. DIMENSION L TO CENTER OF LEAD WHEN FORMED PARALLEL

  4. DIMENSION B DOES NOT INCLUDE MOLD FLASH.

	INCHES		MILLIN	IETERS	
DIM	MIN	MAX	MIN	MAX	
Α	1.010	1.070	25.66	27.17	
В	0.240	0.260	6.10	6.60	
C	0.150	0.180	3.81	4.57	
D	0.015	0.022	0.39	0.55	
E	0.050	BSC	1.27 BSC		
F	0.050	0.070	1.27	1.77	
G	0.100	BSC	2.54 BSC		
J	0.008	0.015	0.21	0.38	
K	0.110	0.140	2.80	3.55	
L	0.300 BSC		7.62	BSC	
M	0°	15°	0°	15°	
N	0.020	0.040	0.51	1.01	

#### PACKAGE DIMENSIONS

# SO-20 **DW SUFFIX** 20 PIN PLASTIC SOIC PACKAGE CASE 751D-05 **ISSUE F**



#### NOTES:


- IOTES.

  1. DIMENSIONS ARE IN MILLIMETERS.
  2. INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994.
- DIMENSIONS D AND E DO NOT INCLUDE MOLD PROTRUSION.
- MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.
   DIMENSION B DOES NOT INCLUDE DAMBAR
- PROTRUSION. ALLOWABLE PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF B DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIMETERS				
DIM	MIN	MAX			
Α	2.35	2.65			
A1	0.10	0.25			
В	0.35	0.49			
С	0.23	0.32			
D	12.65	12.95			
E	7.40	7.60			
е	1.27	BSC			
Н	10.05	10.55			
h	0.25	0.75			
L	0.50	0.90			
θ	0 °	7 °			

# TSSOP-20 **DT SUFFIX** 20 PIN PLASTIC TSSOP PACKAGE CASE 948E-02

**ISSUE A** 



#### NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI
- 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: MILLIMETER. 3. DIMENSION A DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED
- 0.15 (0.06) PER SIDE.

  4. DIMENSION B DOES NOT INCLUDE
  INTERLEAD FLASH OR PROTRUSION.
  INTERLEAD FLASH OR PROTRUSION SHALL NOT
- EXCEED 0.25 (0.010) PER SIDE.

  5. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN PHOTHUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION.


  6. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.


  7. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.


	MILLIMETERS		INC	HES
DIM	MIN	MAX	MIN	MAX
Α	6.40	6.60	0.252	0.260
В	4.30	4.50	0.169	0.177
C		1.20		0.047
D	0.05	0.15	0.002	0.006
F	0.50	0.75	0.020	0.030
G	0.65	BSC	0.026	BSC
Н	0.27	0.37	0.011	0.015
_	0.09	0.20	0.004	0.008
J1	0.09	0.16	0.004	0.006
K	0.19	0.30	0.007	0.012
K1	0.19	0.25	0.007	0.010
L	6.40	BSC	0.252	BSC
M	0°	8°	0°	8°


#### **PACKAGE DIMENSIONS**

# EIAJ-20 **M SUFFIX** 20 PIN PLASTIC EIAJ PACKAGE CASE 967-01 **ISSUE O**









- NOTES:
  1. DIMENSIONING AND TOLERANCING PER ANSI

  - 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
    2. CONTROLLING DIMENSION: MILLIMETER.
    3. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS AND ARE MEASURED AT THE PARTING LINE. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.15

  - OR PROTRUSIONS SHALL NOT EXCEED 0.15
    (0.006) PER SIDE.
    4. TERMINAL NUMBERS ARE SHOWN FOR
    REFERENCE ONLY.
    5. THE LEAD WIDTH DIMENSION (b) DOES NOT
    INCLUDE DAMBAR PROTRUSION. ALLOWABLE
    DAMBAR PROTRUSION SHALL BE 0.08 (0.003)
    TOTAL IN EXCESS OF THE LEAD WIDTH
    DIMENSION AT MAXIMUM MATERIAL CONDITION.
    DAMBAR CANNOT BE LOCATED ON THE LOWER
    RADIUS OR THE FOOT. MINIMUM SPACE
    BETWEEN PROTRUSIONS AND ADJACENT LEAD
    TO BE 0.46 (0.018). TO BE 0.46 ( 0.018).

	MILLIN	IETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α		2.05		0.081
Α <sub>1</sub>	0.05	0.20	0.002	0.008
b	0.35	0.50	0.014	0.020
C	0.18	0.27	0.007	0.011
D	12.35	12.80	0.486	0.504
Е	5.10	5.45	0.201	0.215
е	1.27	BSC	0.050 BSC	
HE	7.40	8.20	0.291	0.323
L	0.50	0.85	0.020	0.033
F	1.10	1.50	0.043	0.059
M	0 °	10 °	0 °	10 °
$Q_1$	0.70	0.90	0.028	0.035
Z		0.81		0.032

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

#### PUBLICATION ORDERING INFORMATION

#### Literature Fulfillment

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

**Phone**: 303–675–2175 or 800–344–3860 Toll Free USA/Canada **Fax**: 303–675–2176 or 800–344–3867 Toll Free USA/Canada

Email: ONlit@hibbertco.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

**JAPAN**: ON Semiconductor, Japan Customer Focus Center 4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan 141–0031

Phone: 81–3–5740–2700 Email: r14525@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local

Sales Representative.