

June, 1989

DESCRIPTION


The SSI 32D536 Data Synchronizer/1,7 RLL ENDEC provides data recovery and data encoding for storage systems which employ a 1,7 RLL encoding format. Data synchronization is performed with a fully integrated high performance PLL. A zero phase restart technique is used to minimize PLL acquisition time. The SSI 32D536 has been optimized for operation as a companion device to the SSI 32C452 and AIC 010 controllers. The VCO frequency setting elements are incorporated within the SSI 32D536 for enhanced performance and reduced board space. Data rate is established with a single external programming resistor. The SSI 32D536 utilizes an advanced bipolar process technology which affords precise decode window control without the requirement of an accurate 1/3 cell delay or external devices. The SSI 32D536 requires a single +5V supply.

FEATURES

- Data Synchronizer and 1,7 RLL ENDEC
- 7.5 to 15 Mbits/sec operation
 - Data Rate programmed with a single external resistor
- Optimized for operation with the SSI 32C452 and AIC 010 controllers.
- Fast acquisition phase lock loop
 - Zero phase restart technique
- Fully integrated data separator
 - No external delay lines or active devices required
- Programmable write precompensation
- Hard and soft sector operation
- Crystal controlled reference oscillator
- +5V operation
- 28-pin PLCC & 28-pin DIP packages
- Test outputs - Allow drive margin testing with available test chip

3

BLOCK DIAGRAM



0689

3-125

SSI 32D536

Data Synchronization/1, 7 RLL ENDEC with Write Precompensation

OPERATION

The SSI 32D536 is designed to perform data recovery and data encoding in rotating memory systems which utilize a 1,7 RLL encoding format. In the Read Mode the SSI32D536 performs Data Synchronization, Sync Field Search and Detect, Address Mark Detect, and Data Decoding. In the Write Mode, the SSI 32D536 converts NRZ data into the 1,7 RLL format described in Table 1, performs Write Precompensation, generates the Preamble Field, and inserts Address Marks as requested. The interface electronics and architecture of the SSI 32D536 have been optimized for use as a companion device to the SSI 32C452 or AIC 010 controllers.

The SSI 32D536 can operate with data rates ranging from 7.5 to 15 Mbits/sec. This data rate is established by a single 1% external resistor, RR, connected from pin IREF to VPA. This resistor establishes a reference current which sets the VCO center frequency, the phase detector gain, and the 1/3 cell delay. The value of this resistor is given by:

$$RR = \frac{92.6}{DR} - 2.3 \text{ (K}\Omega\text{)}$$

where: DR = Data Rate in Mbits/sec.

An internal crystal reference oscillator, operating at three times the data rate, generates the standby reference for the PLL. A series resonant crystal between XTAL1 and XTAL2 should be selected at three times the Data Rate. If a crystal oscillator is not desired, then an external TTL compatible reference may be applied to XTAL1, leaving XTAL2 open.

The SSI 32D536 employs a Dual Mode Phase Detector; Harmonic in the Read Mode and Non Harmonic in Write and Idle Modes. In the Read Mode the Harmonic Phase Detector updates the PLL with each occurrence of a DYLD DATA pulse. In the Write and Idle modes the Non-Harmonic Phase Detector is continuously enabled, thus maintaining both phase and frequency lock. By acquiring both phase and frequency lock to the crystal reference oscillator and utilizing a zero phase restart technique, false lock to DLYD DATA is eliminated.

The phase detector incorporates a charge pump in order to drive the loop filter directly. The polarity and width of the output current pulses correspond to the direction and magnitude of the phase error.

The READ GATE (RG), and WRITE GATE (WG) inputs control the device mode.

RG is an asynchronous input and may be initiated or terminated at any position on the disk. WG is also an asynchronous input, but should not be terminated prior to the last output Write Data pulse.

READ OPERATION

The Data Synchronizer utilizes a fully integrated fast acquisition PLL to accurately develop the decode window. Read Gate, RG, initiates the PLL locking sequence and selects the PLL reference input; a high level (Read Mode) selects the \overline{RD} input and a low level selects the crystal reference oscillator.

In the Read Mode the falling edge of \overline{DRD} enables the Phase Detector while the rising edge is phase compared to the rising edge of the VCO/2. As depicted in Figure 1, \overline{DRD} is a 1/3 cell wide (TVCO) pulse whose leading edge is defined by the leading edge of \overline{RD} . An accurate and symmetrical decode window is developed from the VCO/2 clock. By utilizing a fully integrated symmetrical VCO running at three times the data rate, the decode window is insured to be accurate and centered symmetrically about the rising edges of \overline{DRD} . The accuracy of the 1/3 cell delay only affects the retrace angle of the phase detector and does not influence the accuracy of the decode window.


In Non-Read Modes, the PLL is locked to the crystal reference oscillator. This forces the VCO to run at a frequency which is very close to that required for tracking actual data and thus minimizes the associated frequency step during acquisition. When the reference input to the PLL is switched, the VCO is stopped momentarily, then restarted in an accurate phase alignment with the next PLL reference input pulse, and the VCO clock divider is reset. By minimizing the phase alignment in this manner (phase error ≤ 1 rads), the acquisition time is substantially reduced.

SSI 32D536

Data Synchronization/1, 7 RLL ENDEC with Write Precompensation

SOFT SECTOR OPERATION

Disk Operation Lock Sequence in Read Mode Soft Sector Operation



ADDRESS MARK DETECT

(See figure 6)

In Soft Sector Read Operation the SSI 32D536 must first detect an address mark to be able to initiate the rest of the read lock sequence. An address mark for the SSI 32D536 consists of two (2) 7 "0" patterns followed by two 11 "0" patterns. To begin the read lock sequence the Address Mark Enable (AMENB) is asserted high by the controller. The SSI 32D536 Address Mark Detect (AMD) circuitry then initiates a search of the read data (\overline{RD}) for an address mark. First the AMD searches for six consecutive "0's" within the 7 "0" patterns. Having detected 6 "0's" the AMD then searches for 9 consecutive "0's" set within the 11 "0's." If AMD does not detect 9 "0's" within 5 \overline{RD} bits after detecting 6 "0's" it will restart the Address Mark Detect sequence and look for 6 "0's." When the AMD has acquired a 6 "0," 9 "0" sequence the AMD transitions low disabling AMENB input. When AMENB is released, AMD will be released by the SSI 32D536.

PREAMBLE SEARCH


After the Address Mark (AM) has been detected a Read Gate (RG) can be asserted initiating the remainder of the read lock sequence. When RG is asserted an internal counter counts negative transitions of the incoming Read Data (\overline{RD}) looking for (3) consecutive "3T" patterns. Once the counter reaches count 3 (finds (3) consecutive "3T's" preamble) the internal read gate enables switching the phase detector from the reference oscillator to the delayed Read Data input (\overline{DRD}); at the same time a zero phase (internal) restart signal restarts the VCO in phase with the read reference clock. This prepares the VCO to be synchronized to data when the bit sync circuitry is enabled after VCO lock is established.

VCO LOCK & BIT SYNC ENABLE

When the internal counter counts 16 more "3T's" or a total of 19 negative transitions from RG enable, an internal VCO lock signal enables. The VCO lock signal activates the decoder bit synchronization circuitry to define the proper decode boundaries. Also, at count 19, the RRC source switches from the reference oscillator to VCO clock signal which is phase locked to \overline{DRD} . The VCO is assumed locked at this point. A maximum of 2 RRC time periods may occur for the RRC transition, however, no short duration glitches will occur. After the bit sync circuitry sets the proper decode window (VCO in sync with RRC and RRC in sync with data) NRZ is enabled and data is toggled in to be decoded for the duration of the read gate.

HARD SECTOR OPERATION

Disk Operation Lock Sequence in Read Mode Hard Sector Operation



In hard sector operation a low AMENB disables the SSI 32D536's Address Mark Detection circuitry and AMD remains inactive. A hard sector read operation does not require an address mark search but starts with a preamble search as with soft sector and sequences identically. In all respects, with exception to the address mark search sequence, hard sector read operation is the same as soft sector read.

WRITE MODE

In the write mode the SSI 32D536 converts NRZ data from the controller into 1,7 RLL formatted data for storage on the disk. The SSI 32D536 can operate with a soft or hard sector hard drive.

In soft sector operation the device generates a (7 "0's" 7 "0's," 11 "0's," 11 "0's") Address Mark, and a preamble pattern.

In the hard sector operation the device generates a 3 x "3T" preamble pattern but no preceding Address Mark. Serial NRZ data is clocked into the SSI 32D536 and latched on defined cell boundaries. The NRZ input

SSI 32D536

Data Synchronization/1, 7 RLL ENDEC with Write Precompensation

data must be synchronous with the rising edges of the WCLK input. The WCLK input is a feature provided for operation in an ESDI application to compensate for large cable delays. In SCSI or ST506 operation, WCLK is connected directly to the RRC output.

Write precompensation circuitry is provided to compensate for media bit shift caused by intersymbol interference. The SSI 32D536 recognizes specific write data patterns and can add or subtract delays in the time position of write data bits to counteract the read back bit shift. The magnitude of the time shift, TPC, is determined by an external RC network on the PCS pin given by:

$$TPC = WP(0.053)(Rc)(Cc + Cs)$$

When the write precompensation control latch, \overline{WCL} is low, the SSI 32D536 performs write precompensation according to the algorithm outlined in Table 3. The magnitude can be programmed as described in Table 4.

SOFT SECTOR

In soft sector operation, when Read Gate (RG) transitions low, VCO source and RRC switch from \overline{RD}

and VCO/3, respectively, to the reference crystal. At the same time the VCO (internal) lock goes inactive but the VCO is locked to the reference crystal. After a delay of 1 NRZ time period (min) from RG low, the Write Gate (WG) can be enabled while WDNZRZ is maintained (NRZ write data) low. The Address Mark Enable (AMENB) is made active (high) a minimum of 1 NRZ time period later. The Address Mark (consisting of 7 "0's," 7 "0's," 11 "0's," 11 "0's") and the 3 x "3T" Preamble is then written by \overline{WDO} . WDNZRZ goes active at this point and after a delay of 5 NRZ time periods begins to toggle out \overline{WDO} encoded data. Finally, at the end of the write cycle, 5 NRZ of blank encoded time passes to insure the encoder is flushed of data; WG then goes low.

HARD SECTOR

In hard sector operation, when read gate (RG) transitions low, VCO source and RRC switch references and VCO lock (internal) goes inactive as with soft sector but the AMENB (address mark enable) is low.

The SSI 32D536 then sequences from RG disable to WG enable and WDNZRZ active as in soft sector operation.




FIGURE 1: Data Synchronization Waveform

SSI 32D536

Data Synchronization/1, 7 RLL ENDEC with Write Precompensation

3




FIGURE 2: NRZ Data Word Comparison to 1, 7 Code Word Bit (See Table 1, for Decode Scheme)

TABLE 1: 1,7 RLL Code Set

| PREVIOUS CODE WORD LAST BITS | DATA BITS | | | | CODE BITS |
|------------------------------------|-----------|-------|----------|--|-----------|
| | PRESENT | | NEXT | | |
| X 0 | 1 0 | 0 X | 1 0 1 | | |
| X 0 | 1 0 | 1 X | 0 1 0 | | |
| X 0 | 1 1 | 0 0 | 0 1 0 | | |
| X 0 | 1 1 | * * | 1 0 0 | | |
| 1 0 | 0 0 | 0 X | 0 0 1 | | |
| 1 0 | 0 0 | 1 X | 0 0 0 | | |
| 0 0 | 0 1 | 0 X | 0 0 1 | | |
| 0 0 | 0 1 | 1 X | 0 0 0 | | |
| X 1 | 0 0 | 0 X | 0 0 1 | | |
| X 1 | 0 0 | 1 X | 0 1 0 | | |
| X 1 | 0 1 | 0 0 | 0 1 0 | | |
| X 1 | 0 1 | * * | 0 0 0 | | |
| Y2' Y3' | D1 D2 | D3 D4 | Y1 Y2 Y3 | | |

X = Don't care

* = Not all zeros

SSI 32D536

Data Synchronization/1, 7 RLL ENDEC with Write Precompensation

TABLE 2: Clock Frequency

| WG | RG | VCO REF | RRC | DECCLK | ENCCLK | MODE |
|----|----|-----------------|--------|--------|--------|-------|
| 0 | 0 | XTAL/2 | XTAL/3 | XTAL/2 | XTAL/2 | IDLE |
| 0 | 1 | \overline{RD} | VCO/3 | VCO/2 | XTAL/2 | READ |
| 1 | 0 | XTAL/2 | XTAL/3 | XTAL/2 | XTAL/2 | WRITE |
| 1 | 1 | XTAL/2 | XTAL/3 | XTAL/2 | XTAL/2 | IDLE |

Note 1: Until the VCO locks to the new source, the VCO/2 entries will be XTAL/2.

Note 2: Until the VCO locks to the new source, the VCO/3 entries will be XTAL/3.

TABLE 3: Write Precompensation Algorithm

| BIT | BIT | BIT | BIT | BIT | COMPENSATION |
|-----|-----|-----|-----|-----|--------------|
| n-2 | n-1 | n | n+1 | n+2 | BIT n |
| 1 | 0 | 1 | 0 | 1 | NONE |
| 0 | 0 | 1 | 0 | 0 | NONE |
| 1 | 0 | 1 | 0 | 0 | EARLY |
| 0 | 0 | 1 | 0 | 1 | LATE |

LATE: Bit n is time shifted (delayed) from its nominal time position towards the bit n+1 time position.

EARLY: Bit n is time shifted (advanced) from its nominal time position towards the bit n-1 time position.

TABLE 4: Write Precompensation Magnitude

| \overline{WCI} | \overline{WCO} | MAGNITUDE.WP |
|------------------|------------------|--------------|
| 0 | 0 | 3 |
| 0 | 1 | 2 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

The nominal magnitude, $(TPC = WP \times 0.053 (Rc) (Cc+Cs))$, is externally set with an R-C network on pin WCS.

SSI 32D536

Data Synchronization/1, 7 RLL ENDEC with Write Precompensation

3

PIN DESCRIPTION

INPUT PINS

| NAME | TYPE | DESCRIPTION |
|-------------------------------------|------|---|
| \overline{RD} | I | READ DATA: Encoded Read Data from the disk drive read channel, active low. |
| RG | I | READ GATE: Selects the PLL reference input (REF), see Table 1. A change in state on RG initiates the PLL synchronization sequence. |
| WG | I | WRITE GATE: Enables the write mode, see Table 2. |
| WCLK | I | WRITE CLOCK: Write Clock input. Must be synchronous with the NRZ Write Data input. For small cable delays, WCLK may be connected directly to pin RRC. |
| EPD | I | ENABLE PHASE DETECTOR: A low level (Coast Mode) disables the phase detector. This opens the PLL and the VCO will run at the frequency commanded by the voltage on pin VCO IN. Pin EPD has an internal resistor pull up. |
| AMENB | I | ADDRESS MARK ENABLE: Used to enable the address mark detection and address mark generation circuitry, active high. |
| $\overline{WC0}$, $\overline{WC1}$ | I | WRITE PRECOMPENSATION CONTROL BITS: Pins $\overline{WC1}$, and $\overline{WC0}$ control the magnitude of the write precompensation, see Table 4. Internal resistor pull ups are provided. |
| \overline{WCL} | I | WRITE PRECOMPENSATION CONTROL LATCH: Used to latch the write precompensation control bits $\overline{WC1}$ and $\overline{WC0}$ into the internal DAC. An active low level latches the input bits. Pin \overline{WCL} has an internal resistor pull up. |
| WDNRZ | I | NRZ WRITE DATA INPUT PIN: This pin can be connected to the NRZ pin to form a bidirectional data port. |

OUTPUT PINS

| NAME | TYPE | DESCRIPTION |
|------------------|------|---|
| \overline{WD} | O | WRITE DATA: Encoded write data output, active low. The data is automatically resynchronized (independent of the delay between RRC and WCLK) to one edge of the XTAL 1 input clock. |
| RRC | O | READ/REFERENCE CLOCK: A multiplexed clock source used by the controller, see Table 2. During a mode change, no glitches are generated and no more than two lost clock pulses will occur. When RG goes high, RRC is synchronized to the NRZ Read Data after 19 read data pulses. |
| \overline{AMD} | O | ADDRESS MARK DETECT: Tristate output pin that is in its high impedance state when WG is high or AMENB is low. A latched low level output indicates that an address mark has been detected. A low level on pin AMENB resets pin \overline{AMD} . |

SSI 32D536

Data Synchronization/1, 7 RLL ENDEC with Write Precompensation

OUTPUT PINS (Continued)

| NAME | TYPE | DESCRIPTION |
|---------|------|--|
| VCO REF | O | VCO REFERENCE: An open emitter ECL output test point. The VCO reference input to the phase detector, the negative edges are phase locked to DLYD DATA. The positive edges of this open emitter output signal indicate the edges of the decode window. Two external resistors are required to perform this test, they should be removed during normal operation for reduced power dissipation. |
| VCO CLK | O | VCO CLOCK: An open emitter ECL output test point. Two external resistors are required to perform this test. They should be removed during normal operation for reduced power dissipation. |
| DRD | O | DELAYED READ DATA: An open emitter ECL output test point. The positive edges of this open emitter output signal indicates the data bit position. The positive edges of the DRD and the VCO REF signals can be used to estimate window centering. The time jitter of DRD's positive edge is an indication of media bit shift. Two external resistors are required to perform this test. They should be removed during normal operation for reduced power dissipation. |
| NRZ | O | NRZ READ DATA OUTPUT: Tristate output pin that is enabled when read gate is high. This pin can be connected to the WDNRZ pin to form a bidirectional data port. |

ANALOG PINS

| NAME | TYPE | DESCRIPTION |
|------------|------|---|
| IREF | I | TIMING PROGRAM PIN: The VCO center frequency and the 1/3 cell delay are a function of the current sourced into pin IREF. |
| XTAL1, 2 | I | CRYSTAL OSCILLATOR CONNECTIONS: The pin frequency is at three times the data rate. If the crystal oscillator is used, an AC coupled parallel LC circuit must be connected from XTAL1 to ground. If the crystal oscillator is not desired, XTAL1 may be driven by a TTL source with XTAL2 open. The source duty cycle should be close to 50% as possible since its duty cycle will affect the RRC clock duty cycle when XTAL is its source. The additional RRC duty cycle error will be one third the source duty cycle error. |
| PD OUT | O | PHASE DETECTOR OUTPUT: Drives the loop filter input. |
| VCO IN | I | VCO CONTROL INPUT: Driven by the loop filter output. |
| PCS | I | WRITE PRECOMPENSATION SET: Pin for RC network to program write precompensation magnitude value. |
| DGND, AGND | I | Digital and Analog Ground |
| VPA1, VPA2 | I | Analog +5V Supplies |
| VPD | I | Digital +5V Supply |

SSI 32D536

Data Synchronization/1, 7 RLL ENDEC with Write Precompensation

ELECTRICAL SPECIFICATIONS

ABSOLUTE MAXIMUM RATINGS

Operation above maximum ratings may damage the device.

| PARAMETER | RATING | UNIT |
|--|-------------------|------|
| Storage Temperature | -65 to + 150 | °C |
| Junction Operating Temperature, T _j | +150 | °C |
| Supply Voltage, VPA1, VPA2, VPD | -0.5 to 7 | V |
| Voltage Applied to Logic Inputs | -0.5 to VPD + 0.5 | V |
| Maximum Power Dissipation | 1.1 | W |

RECOMMENDED OPERATING CONDITIONS

| PARAMETER | RATING | UNIT |
|---|--------------------------|------|
| Supply Voltage, VPA1 = VPA2 = VPD = VCC | 4.75 < VCC < 5.25 | V |
| Junction Temperature, T _j | 0 < T _j < 135 | °C |

ELECTRICAL CHARACTERISTICS

Unless otherwise specified, 4.75V < VCC < 5.25V, 10 MHz < 1/TORC < 15 MHz, 30 MHz < 1/TVCO < 45 MHz, 0 °C < T_j < 135 °C.

| PARAMETER | CONDITIONS | MIN | NOM | MAX | UNIT |
|-------------------------------|---|-----|-----|------|------|
| VIH High Level Input Voltage | | 2.0 | | | V |
| VIL Low Level Input Voltage | | | | 0.8 | V |
| IIH High Level Input Current | VIH = 2.7V | | | 2.0 | μA |
| IIL Low Level Input Current | VIL = 0.4V | | | -1.5 | mA |
| VOH High Level Output Voltage | IOH = 400 μA | 2.7 | | | V |
| VOL Low Level Output Voltage | IOL = 4 mA | | | 0.5 | V |
| ICC Power Supply Current | All outputs open, T _j = 135 °C | | | 240 | mA |
| PWR Power Dissipation | T _j = 135 °C, test point pins open | | | 1.1 | W |

SSI 32D536

Data Synchronization/1, 7 RLL ENDEC with Write Precompensation

ELECTRICAL CHARACTERISTICS (Continued)

| PARAMETER | CONDITIONS | MIN | NOM | MAX | UNIT |
|--|--|-------|-----|--------|------|
| VOHT Test Point Output High Level $\overline{\text{DRD}}$, VCO CLK, VCO REF | 262 Ω to VPD 402 Ω to GND VPD=5.0V VOHT - VPD | -1.02 | | | V |
| VOLT Test Point Output Low Level $\overline{\text{DRD}}$, VCO CLK, VCO REF | 262 Ω to VPD 402 Ω to GND VPD = 5.0V VOLT - VPD | | | -1.625 | V |

DYNAMIC CHARACTERISTICS AND TIMING

READ MODE (See Figure 3)

| PARAMETER | CONDITIONS | MIN | NOM | MAX | UNIT |
|--|-------------------------------|-------------|-----|---------|------|
| TRD Read Data Pulse Width | | 15 | | TORC-20 | ns |
| TFRD Read Data Fall Time | 2.0V to 0.8V, C1 \leq 15 pF | | | 15 | ns |
| TRRC Read Clock Rise Time | 0.8V to 2.0V, C1 \leq 15 pF | | | 8 | ns |
| TFRC Read Clock Fall Time | 2.0V to 0.8V, C1 \leq 15 pF | | | 5 | ns |
| TPNRZ NRZ (out) Set Up/Hold Time | | .31 TORC | | | ns |
| TPAMD $\overline{\text{AMD}}$ Propagation Delay | | 10 | | | ns |
| 1/3 Cell Delay | | 0.8TD | | 1.2TD | ns |

WRITE MODE (See Figure 4)

| PARAMETER | CONDITIONS | MIN | NOM | MAX | UNIT |
|--------------------------------------|-------------------------------|------------|-----|------------|------|
| TWD Write Data Pulse Width | C1 \leq 15 pF | See Note 1 | | See Note 2 | ns |
| TFWD Write Data Fall Time | 2.0V to 0.8V, C1 \leq 15 pF | | | 8 | ns |
| TRWC Write Data Clock Rise Time | 0.8V to 2.0V | | | 10 | ns |
| TFWC Write Data Clock Fall Time | 2.0V to 0.8V | | | 8 | ns |
| TSNRZ WDNrz Set up Time | | 5 | | | ns |
| THNRZ WDNrz Hold Time | | 5 | | | ns |

NOTE1: $\frac{2}{3}$ TOWC - 5 - 4.76 TPCO - TPC

NOTE2: $\frac{2}{3}$ TOWC + 5 - 4.76 TPCO - TPC

SSI 32D536

Data Synchronization/1, 7 RLL ENDEC with Write Precompensation

3

WRITE MODE (Continued)

| PARAMETER | CONDITIONS | MIN | MAX | UNIT |
|---|--|------------|------------|------|
| TPC Precompensation Time Shift Magnitude Accuracy | TPC=.053 (Cc+Cs) (Rc) Rc=1K to 2K Cs=stray capacity WC0 = 1 WC1 = 1 | 0 | 0 | ns |
| | WC0 = 0 WC1 = 1 | 0.8TPC-0.2 | 1.2TPC+0.2 | ns |
| | WC0 = 1 WC1 = 0 | 0.8(2)TPC | 1.2(2)TPC | ns |
| | WC0 = 0 WC1 = 0 | 0.8(3)TPC | 1.2(3)TPC | ns |

DATA SYNCHRONIZATION

| PARAMETER | CONDITIONS | MIN | MAX | UNIT |
|--|--|-----------------|-----------------|---------------|
| TVCO VCO Center Frequency Period | VCO IN = 2.7V TO = 3.6E-12 (RR+2300) VCC = 5.0V RR = 3.5K to 5.7K | 0.8TO | 1.2TO | ns |
| | VCO Frequency Dynamic Range | ±25 | ±45 | % |
| KVCO VCO Control Gain | $\omega_0 = 2\pi/TO$ 1V ≤ VCO IN ≤ VCC 0.6V | 0.14 ω_0 | 0.26 ω_0 | rad/ sec V |
| KD Phase Detector Gain | KD = 0.19/(RR+530) VCC = 5.0V, PLL REF = RD 3T ("100") pattern | 0.83KD | 1.17KD | A/rad |
| | KVCO * KD Product Accuracy | -28 | -28 | % |
| | VCO Phase Restart Error | -1 | 1 | rad |
| | Decode Window Centering Accuracy | | ±2 | ns |
| | Decode Window | (2TORC/3) - 2 | | ns |

CONTROL CHARACTERISTICS (See Figure 5)

| PARAMETER | CONDITIONS | MIN | NOM | MAX | UNIT |
|--------------------------------|------------|-----|-----|-----|------|
| TSWS WC0 WC1 SET UP TIME | | 50 | | | ns |
| THWS WC0, WC1 HOLD TIME | | 0 | | | ns |

SSI 32D536

Data Synchronization/1, 7 RLL ENDEC

with Write Precompensation




FIGURE 3: Read Timing




FIGURE 4: Write Timing




FIGURE 5: Control Timing



FIGURE 6: Address Mark Search

SSI 32D536

Data Synchronization/1, 7 RLL ENDEC with Write Precompensation




FIGURE 7: Read Mode Locking Sequence (Soft and Hard Sector)

* -- Internal Source
** -- Test Point

SSI 32D536 Data Synchronization/1, 7 RLL ENDEC with Write Precompensation




FIGURE 8: Multiple Address Mark Write

SSI 32D536

Data Synchronization/1, 7 RLL ENDEC with Write Precompensation





FIGURE 9: Write Data


SSI 32D536
Data Synchronization/1, 7 RLL ENDEC
with Write Precompensation

PACKAGE PIN DESIGNATIONS
(TOP VIEW)

CAUTION: Use handling procedures necessary
for a static sensitive component.



28-Pin DIP



28-Pin PLCC

ORDERING INFORMATION

| PART DESCRIPTION | ORDERING NUMBER | PACKAGE MARK |
|------------------|-----------------|---------------|
| SSI 32D536 | | |
| 28-Pin DIP | SSI 32D536-CP | SSI 32D536-CP |
| 28-Pin PLCC | SSI 32D536-CH | SSI 32D536-CH |

No responsibility is assumed by SSI for use of this product nor for any infringements of patents and trademarks or other rights of third parties resulting from its use. No license is granted under any patents, patent rights or trademarks of SSI. SSI reserves the right to make changes in specifications at any time without notice.