AP2401/AP2411
2.0A SINGLE CHANNEL CURRENT-LIMITED POWER SWITCH WITH LATCH-OFF

## Description

The AP2401 and AP2411 are single channel current-limited integrated high-side power switches optimized for Universal Serial Bus (USB) and other hot-swap applications. The family of devices complies with USB standards and is available with both polarities of Enable input.

The devices have fast short-circuit response time for improved overall system robustness, and have integrated output discharge function to ensure completely controlled discharging of the output voltage capacitor. They provide a complete protection solution for applications subject to heavy capacitive loads and the prospect of short circuit, and offer reverse current blocking, over-current, over-temperature and short-circuit protection, as well as controlled rise time and under-voltage lockout functionality. A 7 ms deglitch capability on the open-drain Flag output prevents false over-current reporting and does not require any external components. AP2401 and AP2411 will be latched off after 7ms deglitch.
All devices are available in SO-8, MSOP-8EP and DFN3030-8 packages.

## Features

- Single channel current-limited power switch
- Output discharge function
- Output current latch-off when OCP triggered
- Fast short-circuit response time: $2 \mu \mathrm{~s}$
- 2.5A accurate current limiting
- Reverse current blocking
- $70 \mathrm{~m} \Omega$ on-resistance
- Input voltage range: $2.7 \mathrm{~V}-5.5 \mathrm{~V}$
- Built-in soft-start with 0.6 ms typical rise time
- Over-current and thermal protection
- Fault report (FLG) with blanking time (7ms typ)
- ESD protection: 4KV HBM, 300V MM
- Active low (AP2401) or active high (AP2411) enable
- Ambient temperature range: $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$
- SO-8, MSOP-8EP and DFN3030-8: Available in "Green" Molding Compound (No Br, Sb)
- Lead Free Finish / RoHS Compliant (Note 1)
- UL Recognized, File Number E322375 (Pending)
- IEC60950-1 CB Scheme Certified


## Pin Assignments



## Applications

- LCD TVs \& Monitors
- Set-Top-Boxes, Residential Gateways
- Laptops, Desktops, Servers, e-Readers
- Printers, Docking Stations, HUBs


## Typical Application Circuit



Available Options

| Part Number | Channel | Enable pin (EN) | Recommended maximum <br> continuous load current <br> (A) | Typical current <br> limit (A) | Package |
| :---: | :---: | :---: | :---: | :---: | :---: |
| AP2401 | 1 | Active Low | 2.0 A | 2.5 A | SO-8 <br> MSOP-8EP <br> DFN3030-8 |

## Pin Descriptions

| Pin Name | Pin Number | Descriptions |
| :---: | :---: | :--- |
| GND | 1 | Ground |
| IN | 2,3 | Voltage input pin; connect a 0.1 $\mu$ F or larger ceramic capacitor from IN to GND as close as <br> possible. (all IN pins must be tied together externally) |
| EN | 4 | Enable input, active low (AP2401) or active high (AP2411) |
| FLG | 5 | Over-temperature and over-current fault reporting with 7ms deglitch; active low open-drain <br> output. FLG is disabled for 7ms after turn-on. |
| OUT | 6,7 | Voltage output pin (all OUT pins must be tied together externally) |
| NC | 8 | No internal connection; recommend tie to OUT pins |
| Exposed Pad | - | Internally connected to GND; recommend connecting to the GND externally for improved <br> power dissipation |

## Functional Block Diagram



## Absolute Maximum Ratings

| Symbol | Parameter | Ratings | Unit |
| :---: | :--- | :---: | :---: |
| ESD HBM | Human Body Model ESD Protection | 4 | KV |
| ESD MM | Machine Model ESD Protection | 300 | V |
| $\mathrm{~V}_{\text {IN }}$ | Input Voltage | 6.5 | V |
| $\mathrm{~V}_{\text {OUT }}$ | Output Voltage | $\mathrm{V}_{\text {IN }}+0.3$ | V |
| $\mathrm{~V}_{\text {EN }}, \mathrm{V}_{\text {FLG }}$ | Enable Voltage | 6.5 | V |
| $\mathrm{I}_{\text {load }}$ | Maximum Continuous Load Current | Internal Limited | A |
| $\mathrm{T}_{\text {Jmax }}$ | Maximum Junction Temperature | 150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {ST }}$ | Storage Temperature Range (Note 2) | -65 to 150 | ${ }^{\circ} \mathrm{C}$ |

Note: 2. UL Recognized Rating from $-30^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ (Diodes qualified Tst from $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ )

## Recommended Operating Conditions

| Symbol | Parameter | Min | Max | Unit |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IN}}$ | Input voltage | 2.7 | 5.5 | V |
| $\mathrm{I}_{\text {OUT }}$ | Output Current | 0 | 2.0 | A |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating Ambient Temperature | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |

## Electrical Characteristics $\left(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{IN}}=+5.0 \mathrm{~V}, \mathrm{C}_{\mathrm{IN}}=0.1 \mu \mathrm{~F}, \mathrm{C}_{\mathrm{L}}=1 \mu \mathrm{~F}\right.$, unless otherwise specified)

| Symbol | Parameter | Test Conditions (Note 3) |  | Min | Typ. | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VuvLo | Input UVLO | $\mathrm{V}_{\text {IN }}$ rising |  | 1.6 | 2.0 | 2.4 | V |
| $\Delta V_{\text {UVLO }}$ | Input UVLO Hysteresis | $\mathrm{V}_{\text {IN }}$ decreasing |  |  | 50 |  | mV |
| ISHDN | Input Shutdown Current | Disabled, OUT = open |  |  | 0.1 | 1 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{Q}}$ | Input Quiescent Current | Enabled, OUT = open |  |  | 60 | 100 | $\mu \mathrm{A}$ |
| ILEAK | Input Leakage Current | Disabled, OUT grounded |  |  | 0.1 | 1 | $\mu \mathrm{A}$ |
| IREV | Reverse Leakage Current | Disabled, $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=5 \mathrm{~V}, \mathrm{I}_{\text {REV }}$ at $\mathrm{V}_{\text {IN }}$ |  |  | 0.01 | 1 | $\mu \mathrm{A}$ |
| $\mathrm{R}_{\text {DS(ON) }}$ | Switch on-resistance | $\mathrm{V}_{\text {IN }}=5 \mathrm{~V}$, $\mathrm{l}_{\text {OUT }}=2.0 \mathrm{~A}$ | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 70 | 84 | $\mathrm{m} \Omega$ |
|  |  |  | $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 85^{\circ} \mathrm{C}$ |  |  | 105 |  |
|  |  | $\mathrm{V}_{\text {IN }}=3.3 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=2.0 \mathrm{~A}$ | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 90 | 108 |  |
|  |  |  | $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 85^{\circ} \mathrm{C}$ |  |  | 135 |  |
| ILImit | Over-Load Current Limit (Note 3) | $\mathrm{V}_{\text {IN }}=5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=4.5 \mathrm{~V}$ | $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 85^{\circ} \mathrm{C}$ | 2.0 | 2.5 | 2.85 | A |
| $\mathrm{I}_{\text {Trig }}$ | Current limiting trigger threshold | Output Current Slew rate (<100A/s) |  |  | 2.5 |  | A |
| ISHORT | Short-Circuit Current Limit | Enabled into short circuit |  | 2.1 | 2.75 | 3.3 | A |
| TSHORT | Short-circuit Response Time | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ to $\mathrm{I}_{\text {OUT }}=\mathrm{I}_{\text {LIMIT }}$ (OUT shorted to ground) |  |  | 2 |  | $\mu \mathrm{s}$ |
| $\mathrm{V}_{\text {IL }}$ | EN Input Logic Low Voltage | $\mathrm{V}_{1 \mathrm{IN}}=2.7 \mathrm{~V}$ to 5.5 V |  |  |  | 0.8 | V |
| $\mathrm{V}_{\text {IH }}$ | EN Input Logic High Voltage | $\mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}$ to 5.5 V |  | 2 |  |  | V |
| ILEAK-EN | EN Input leakage | $\mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V}, \mathrm{~V}_{\text {EN }}=0 \mathrm{~V}$ and 5.5 V |  |  | 0.01 | 1 | $\mu \mathrm{A}$ |
| ILEAK-O | Output leakage current | Disabled, $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ |  |  | 0.5 | 1 | $\mu \mathrm{A}$ |
| $\mathrm{T}_{\mathrm{D}(\mathrm{ON})}$ | Output turn-on delay time | $\mathrm{C}_{\mathrm{L}}=1 \mu \mathrm{~F}, \mathrm{R}_{\text {load }}=5 \Omega$ |  |  | 0.1 |  | ms |
| $\mathrm{T}_{\mathrm{R}}$ | Output turn-on rise time | $\mathrm{C}_{\mathrm{L}}=1 \mu \mathrm{~F}, \mathrm{R}_{\text {load }}=5 \Omega$ |  |  | 0.6 | 1.5 | ms |
| $\mathrm{T}_{\mathrm{D} \text { (OFF) }}$ | Output turn-off delay time | $\mathrm{C}_{\mathrm{L}}=1 \mu \mathrm{~F}, \mathrm{R}_{\text {load }}=5 \Omega$ |  |  | 0.1 |  | ms |
| $\mathrm{T}_{\mathrm{F}}$ | Output turn-off fall time | $\mathrm{C}_{\mathrm{L}}=1 \mu \mathrm{~F}, \mathrm{R}_{\text {load }}=5 \Omega$ |  |  | 0.05 | 0.1 | ms |
| RFLG | FLG output FET on-resistance | $\mathrm{I}_{\mathrm{FLG}}=10 \mathrm{~mA}$ |  |  | 20 | 40 | $\Omega$ |
| IFOH | FLG Off Current | $\mathrm{V}_{\mathrm{FLG}}=5 \mathrm{~V}$ |  |  | 0.01 | 1 | $\mu \mathrm{A}$ |
| T ${ }_{\text {Blank }}$ | FLG blanking and latch off time | Assertion or deassertion due to overcurrent and over-temperature condition |  | 4 | 7 | 15 | ms |
| T DIS | Discharge time | $\mathrm{C}_{\mathrm{L}}=1 \mu \mathrm{~F}, \mathrm{~V}_{\text {IN }}=5 \mathrm{~V}$, disabled to $\mathrm{V}_{\text {OUT }}<0.5 \mathrm{~V}$ |  |  | 0.6 |  | ms |
| $\mathrm{R}_{\text {DIS }}$ | Discharge resistance (Note 4) | $\mathrm{V}_{\text {IN }}=5 \mathrm{~V}$, disabled, $\mathrm{l}_{\text {OUT }}=1 \mathrm{~mA}$ |  |  | 100 |  | $\Omega$ |
| TSHDN | Thermal Shutdown Threshold | Enabled |  |  | 140 |  | ${ }^{\circ} \mathrm{C}$ |
| THYS | Thermal Shutdown Hysteresis |  |  |  | 20 |  | ${ }^{\circ} \mathrm{C}$ |
| $\theta_{\text {JA }}$ | Thermal Resistance Junction-toAmbient | SO-8 (Note 5) |  |  | 96 |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  |  | MSOP-8EP (Note 6) |  |  | 92 |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  |  | DFN3030-8 (Note 6) |  |  | 84 |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

Notes: 3. Pulse-testing techniques maintain junction temperature close to ambient temperature; thermal effects must be taken into account separately.
4. The discharge function is active when the device is disabled (when enable is de-asserted or during power-up power-down when VIN < VuvLo) The discharge function offers a resistive discharge path for the external storage capacitor for limited time.
5. Device mounted on $2^{\prime \prime} \times 2^{\prime \prime}$ FR-4 substrate PCB, 2 oz copper, with minimum recommended pad layout.
6. Device mounted on 2" x 2" FR-4 substrate PCB, 2 oz copper, with minimum recommended pad on top layer and thermal vias to bottom layer ground plane.
2.0A SINGLE CHANNEL CURRENT-LIMITED POWER SWITCH WITH LATCH-OFF

## Typical Performance Characteristics



Figure 1. Voltage Waveforms: AP2401 (left), AP2411 (right)

All Enable Plots are for Enable Active Low


Turn-On Delay and Rise Time


Turn-Off Delay and Fall Time


Turn-Off Delay and Fall Time

2.0A SINGLE CHANNEL CURRENT-LIMITED POWER SWITCH WITH LATCH-OFF

## Typical Performance Characteristics (cont.)

Device Enabled Into Short-Circuit


Full-Load to Short-Circuit Transient Response


Inrush Current


2.0A SINGLE CHANNEL CURRENT-LIMITED POWER SWITCH WITH LATCH-OFF

## Typical Performance Characteristics (cont.)



Power ON


UVLO Decreasing


## Typical Performance Characteristics (cont.)






## Typical Performance Characteristics (cont.)



Supply Current, Output Enabled vs. Temperature

$\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ vs. Temperature



Supply Current, Output Disabled vs. Temperature


Short-Circuit, Output Current vs. Temperature


## Application Notes

## Power Supply Considerations

A $0.1 \mu \mathrm{~F}$ to $2.2 \mu \mathrm{~F}$ X7R or X5R ceramic bypass capacitor placed between IN and GND, close to the device, is recommended. When an external power supply is used, or an additional ferrite bead is added to the input, high inrush current may cause voltage spikes higher than the device maximum input rating during short circuit condition In this case a $2.2 \mu \mathrm{~F}$ or bigger capacitor is recommended. Placing a high-value electrolytic capacitor on the input and output pin(s) is recommended when the output load is heavy. This precaution reduces power-supply transients that may cause ringing on the input. Additionally, bypassing the output with a $0.1 \mu \mathrm{~F}$ to $1.0 \mu \mathrm{~F}$ ceramic capacitor improves the immunity of the device to short circuit transients.

## Over-current and Short Circuit Protection

An internal sensing FET is employed to check for overcurrent conditions. Unlike current-sense resistors, sense FETs do not increase the series resistance of the current path. When an overcurrent condition is detected, the devices will limit the current until the overload condition is removed or the internal deglitch time (7-ms typical) is reached and the device is turned off. The device will remain latched off even overload condition is removed until power is cycled or the device enable is toggled.

Three possible overload conditions can occur. In the first condition, the output has been shorted to GND before the device is enabled or before VIN has been applied. The AP2401/AP2411 senses the short circuit and immediately clamps output current to a certain safe level namely limit $^{\text {LIM }}$ and turns off after deglitch time(7-ms typical).

In the second condition, an output short or an overload occurs while the device is enabled. At the instance the overload occurs, higher current may flow for a very short period of time before the current limit function can react. After the current limit function has tripped (reached the over-current trip threshold), the device switches into current limiting mode and the current is clamped at I LIMIT current for deglitch time period (7-ms typical), and then turned off.

In the third condition, the load has been gradually increased beyond the recommended operating current. The current is permitted to rise until the current-limit threshold (ITRIG) is reached or until the thermal limit of the device is exceeded. The AP2401/AP2411 is capable of delivering current up to the current-limit threshold without damaging the device. Once the threshold has been reached, the device switches into its current limiting mode and output current is clamped at llimit for deglitch time period ( $7-\mathrm{ms}$ typical), and then turned off.

## FLG Response

When an over-current or over-temperature shutdown condition is encountered, the FLG open-drain output goes active low after a nominal 7-ms deglitch timeout.

When that happens, the FLG will remain low and the switch will be latched off until the fault condition is removed. Connecting a heavy capacitive load to the output of the device can cause a momentary over-current condition, which does not trigger the FLG due to the 7 -ms deglitch timeout. The AP2401/AP2411 is designed to eliminate false over-current reporting without the need of external components to remove unwanted pulses.

## Power Dissipation and Junction Temperature

The low on-resistance of the internal MOSFET allows the small surface-mount packages to pass large current Using the maximum operating ambient temperature (TA) and $\mathrm{R}_{\mathrm{DS}(\mathrm{ON}) \text {, the power dissipation can be calculated by: }}^{\text {th }}$

$$
P_{D}=R_{D S(O N) \times} I^{2}
$$

Finally, calculate the junction temperature:

$$
T_{J}=P_{D} \times R_{\theta J A}+T_{A}
$$

Where:
$\mathrm{T}_{\mathrm{A}}=$ Ambient temperature ${ }^{\circ} \mathrm{C}$
$\mathrm{R}_{\theta \mathrm{JA}}=$ Thermal resistance
$\mathrm{P}_{\mathrm{D}}=$ Total power dissipation

## Thermal Protection

Thermal protection prevents the IC from damage when heavy-overload or short-circuit faults are present for extended periods of time. The AP2401/AP2411 implements a thermal sensing to monitor the operating junction temperature of the power distribution switch Once the die temperature rises to approximately $140^{\circ} \mathrm{C}$ due to excessive power dissipation in an over-current condition, the internal thermal sense circuitry turns the power switch off, thus preventing the power switch from damage. Hysteresis is built into the thermal sense circuit allowing the device to cool down approximately $25^{\circ} \mathrm{C}$ before the switch turns back on. The switch continues to cycle in this manner until the load fault or input power is removed. The FLG open-drain output is asserted when an over-temperature shutdown occurs with 7-ms deglitch. When the FLG is asserted, the switch will be latched off until the temperature drops to $20^{\circ} \mathrm{C}$ below the thermal shutdown threshold and the power or EN pin is cycled.

## Under-voltage Lockout (UVLO)

Under-voltage lockout function (UVLO) keeps the internal power switch from being turned on until the power supply has reached at least 2 V , even if the switch is enabled Whenever the input voltage falls below approximately 2 V , the power switch is quickly turned off. This facilitates the design of hot-insertion systems where it is not possible to turn off the power switch before input power is removed.

## Application Notes

## Discharge Function

The discharge function of the device is active when enable is disabled or de-asserted. The discharge function with the N-MOS power switch implementation is activated and offers a resistive discharge path for
the external storage capacitor. This is designed for discharging any residue of the output voltage when either no external output resistance or load resistance is present at the output.

## Ordering Information



| Device | Package | Packaging <br> Code | 7 " 113 " Tape and Reel |  |
| :---: | :---: | :---: | :---: | :---: |
|  | (Note 7) |  | Part Number Suffix |  |
| AP24X1S-13 | S | SO-8 | $2500 /$ Tape \& Reel | -13 |
| AP24X1MP-13 | MP | MSOP-8EP | $2500 /$ Tape \& Reel | -13 |
| AP24X1FGE-7 | FGE | DFN3030-8 | $3000 /$ Tape \& Reel | -7 |

Note: 7. Pad layout as shown on Diodes Inc. suggested pad layout document AP02001, which can be found on our website at http://www.diodes.com/datasheets/ap02001.pdf.

## Marking Information

(1) SO-8


## Marking Information (cont.)

(2) MSOP-8EP
(Top View)

(3) DFN3030-8
( Top View )


XX : Identification Code
Year: 0~9
Week : A~Z : 1~26 week;
a~z: 27~52 week; z represents 52 and 53 week
X : A~Z : Internal Code

| Part Number | Package | Identification Code |
| :---: | :---: | :---: |
| AP2401FGE-7 | DFN3030-8 | BD |
| AP2411FGE-7 | DFN3030-8 | BF |

## Package Outline Dimensions (All Dimensions in mm)

(1) Package type: SO-8

(2) Package type: MSOP-8EP

(3) Package type: DFN3030-8


Taping Orientation (Note 8)

For DFN3030-8


Note: 8. The taping orientation of the other package type can be found on our website at http://www.diodes.com/datasheets/ap02007.pdf

AP2401/AP2411
2.0A SINGLE CHANNEL CURRENT-LIMITED POWER SWITCH WITH LATCH-OFF

## IMPORTANT NOTICE

DIODES INCORPORATED MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARDS TO THIS DOCUMENT, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION).

Diodes Incorporated and its subsidiaries reserve the right to make modifications, enhancements, improvements, corrections or other changes without further notice to this document and any product described herein. Diodes Incorporated does not assume any liability arising out of the application or use of this document or any product described herein; neither does Diodes Incorporated convey any license under its patent or trademark rights, nor the rights of others. Any Customer or user of this document or products described herein in such applications shall assume all risks of such use and will agree to hold Diodes Incorporated and all the companies whose products are represented on Diodes Incorporated website, harmless against all damages.

Diodes Incorporated does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel.
Should Customers purchase or use Diodes Incorporated products for any unintended or unauthorized application, Customers shall indemnify and hold Diodes Incorporated and its representatives harmless against all claims, damages, expenses, and attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized application.

Products described herein may be covered by one or more United States, international or foreign patents pending. Product names and markings noted herein may also be covered by one or more United States, international or foreign trademarks.

## LIFE SUPPORT

Diodes Incorporated products are specifically not authorized for use as critical components in life support devices or systems without the express written approval of the Chief Executive Officer of Diodes Incorporated. As used herein:
A. Life support devices or systems are devices or systems which:

1. are intended to implant into the body, or
2. support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in significant injury to the user.
B. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or to affect its safety or effectiveness.

Customers represent that they have all necessary expertise in the safety and regulatory ramifications of their life support devices or systems, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of Diodes Incorporated products in such safety-critical, life support devices or systems, notwithstanding any devices- or systems-related information or support that may be provided by Diodes Incorporated. Further, Customers must fully indemnify Diodes Incorporated and its representatives against any damages arising out of the use of Diodes Incorporated products in such safety-critical, life support devices or systems.

Copyright © 2011, Diodes Incorporated
www.diodes.com

