28C04A

4K (512 x 8) CMOS EEPROM


FEATURES

- Fast Read Access Time-150 ns
- · CMOS Technology for Low Power Dissipation
 - 30 mA Active
 - 100 μA Standby
- Fast Byte Write Time-200 μs or 1 ms
- · Data Retention >200 years
- Endurance Minimum 10⁴ Erase/Write Cycles
 - Automatic Write Operation
 - Internal Control Timer
 - Auto-Clear Before Write Operation
- On-Chip Address and Data Latches
- Data Polling
- · Chip Clear Operation
- · Enhanced Data Protection
 - Vcc Detector
 - Pulse Filter
 - Write Inhibit
- 5-Volt-Only Operation
- · Organized 512x8 JEDEC standard pinout
 - 24-pin Dual-In-Line Package
 - 32-pin PLCC Package
- · Available for Extended Temperature Ranges:
 - Commercial: 0°C to +70°C
 - Industrial: -40°C to +85°C


DESCRIPTION

The Microchip Technology Inc. 28C04A is a CMOS 4K non-volatile electrically Erasable and Programmable Read Only Memory (EEPROM). The 28C04A is accessed like a static RAM for the read or write cycles without the need of external components. During a "byte write", the address and data are latched internally, freeing the microprocessor address and data bus for other operations. Following the initiation of write cycle, the device will go to a busy state and automatically clear and write the latched data using an internal control timer. To determine when a write cycle is complete, the 28C04A uses Data polling. Data polling allows the user to read the location last written to when the write operation is complete. CMOS design and processing enables this part to be used in systems where reduced power consumption and reliability are required. A complete family of packages is offered to provide the utmost flexibility in applications.

PACKAGE TYPES



BLOCK DIAGRAM



1.0 ELECTRICAL CHARACTERISTICS

1.1 MAXIMUM RATINGS*

Vcc and input voltages w.r.t. Vss0.6V to + 6.25
Voltage on $\overline{\text{OE}}$ w.r.t. Vss0.6V to +13.5
Output Voltage w.r.t. Vss0.6V to Vcc+0.6
Storage temperature65°C to +125°C
Ambient temp, with power applied50°C to +95°C

*Notice: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

TABLE 1-1: PIN FUNCTION TABLE

Name	Function						
A0 - A8	Address Inputs						
CE	Chip Enable						
ŌĒ	Output Enable						
WE	Write Enable						
1/00 - 1/07	Data Inputs/Outputs						
Vcc	+5V Power Supply						
Vss	Ground						
NC	No Connect; No Internal Connection						
NU	Not Used; No External Connection is Allowed						

TABLE 1-2: READ/WRITE OPERATION DC CHARACTERISTICS

			5V ±10% rcial (C): ⁻ al (I): ⁻		0°C to +70°C -40°C to +85°C	
Parameter	Status	Symbol	Min	Max	Units	Conditions
Input Voltages	Logic '1' Logic '0'	VIH VIL	2.0 -0.1	Vcc+1 0.8	V V	
Input Leakage		ILI	-10	10	μΑ	VIN = -0.1V to VCC+1
Input Capacitance		CIN		10	pF	VIN = 0V; Tamb = 25°C; f = 1 MHz
Output Voltages	Logic '1' Logic '0'	Voh Vol	2.4	0.45	V V	IOH = -400 μA IOL = 2.1 mA
Output Leakage		ILO	-10	10	μΑ	Vout = -0.1V to Vcc + 0.1V
Output Capacitance		COUT		12	pF	VIN = 0V; TAMB = 25°C; f = 1 MHz
Power Supply Current, Active	TTL input	lcc		30	mA	f = 5 MHz (Note 1) VCC = 5.5V
Power Supply Current, Standby	TTL input TTL input CMOS input	ICC(S)TTL ICC(S)TTL ICC(S)CMOS		2 3 100	mA mA μA	CE = VIH (0°C to +70°C) CE = VIH (-40°C to +85°C) CE = VCC-0.3 to VCC+1 OE = VCC All inputs equal VCC or VSS

Note 1: AC power supply current above 5 MHz; 1 mA/MHz.

TABLE 1-3: READ OPERATION AC CHARACTERISTICS

AC Testing Waveform: VIH = 2.4V; VIL = 0.45V; VOH = 2.0V; VOL = 0.8V

Output Load: 1 TTL Load + 100 pF


Input Rise and Fall Times: 20 ns

Ambient Temperature: Commercial (C): Tamb = 0°C to +70°C Industrial (I): Tamb = -40°C to +85°C

()										
Parameter	Sym	28C04A-15		28C04A-20		28C04A-25		Heita	Conditions	
		Min	Max	Min	Max	Min	Max	Units	Conditions	
Address to Output Delay	tacc		150		200		250	ns	OE = CE = VIL	
CE to Output Delay	tce		150		200		250	ns	OE = VIL	
OE to Output Delay	toe		70		80		100	ns	CE = VIL	
CE to OE High Output Float	toff	0	50	0	55	0	70	ns		
Output Hold from Address, $\overline{\text{CE}}$ or $\overline{\text{OE}}$, whichever occurs first	tон	0		0		0		ns		
Endurance	_	1M	_	1M	_	1M	_	cycles	25°C, Vcc = 5.0V, Block Mode (Note)	

Note: This parameter is not tested but guaranteed by characterization. For endurance estimates in a specific application, please consult the Total Endurance Model which can be obtained on our BBS or website.

FIGURE 1-1: READ WAVEFORMS



Notes: (1) toff is specified for $\overline{\text{OE}}$ or $\overline{\text{CE}}$, whichever occurs first

- (2) OE may be delayed up to tce toe after the falling edge of CE without impact on tce
- (3) This parameter is sampled and is not 100% tested

TABLE 1-4: BYTE WRITE AC CHARACTERISTICS

VIH = 2.4V; VIL = 0.45V; VOH = 2.0V; VOL = 0.8VAC Testing Waveform: Output Load: 1 TTL Load + 100 pF Input Rise/Fall Times: 20 nsec Ambient Temperature: Commercial (C): Tamb= 0°C to 70°C Industrial Tamb= -40°C to 85°C Units Parameter Symbol Min Max Remarks Address Set-Up Time 10 tas Address Hold Time tан 50 ns Data Set-Up Time 50 tos ns Data Hold Time 10 tрн ns Write Pulse Width **tw**PL 100 ns Note 1 Write Pulse High Time twph 50 ns **OE** Hold Time 10 **t**OEH ns OE Set-Up Time toes 10 ns Data Valid Time tov 1000 Note 2 ns Write Cycle Time (28C04A) twc 1 0.5 ms typical ms Write Cycle Time (28C04AF) 200 twc μs 100 μs typical

Note 1: A write cycle can be initiated be $\overline{\text{CE}}$ or $\overline{\text{WE}}$ going low, whichever occurs last. The data is latched on the positive edge of $\overline{\text{CE}}$ or $\overline{\text{WE}}$, whichever occurs first.

2: Data must be valid within 1000ns max. after a write cycle is initiated and must be stable at least until tDH after the positive edge of WE or CE, whichever occurs first.

FIGURE 1-2: PROGRAMMING WAVEFORMS




FIGURE 1-3: DATA POLLING WAVEFORMS





FIGURE 1-4: CHIP CLEAR WAVEFORMS



2.0 DEVICE OPERATION

The Microchip Technology Inc. 28C04A has four basic modes of operation—read, standby, write inhibit, and byte write—as outlined in the following table.

Operation Mode	CE	ĪĒ	WE	I/O			
Read	L	اد	Н	D OUT			
Standby	Н	Х	Х	High Z			
Write Inhibit	Н	Х	Х	High Z			
Write Inhibit	Х	∟	Х	High Z			
Write Inhibit	Х	Х	Н	High Z			
Byte Write	L H L		L	DIN			
Byte Clear	Automatic Before Each "Write"						

X = Any TTL level.

2.1 Read Mode

The 28C04A has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip enable $(\overline{\text{CE}})$ is the power control and should be used for device selection. Output Enable $(\overline{\text{OE}})$ is the output control and is used to gate data to the output pins independent of device selection. Assuming that addresses are stable, address access time (tACC) is equal to the delay from $\overline{\text{CE}}$ to output (tCE). Data is available at the output tOE after the falling edge of $\overline{\text{OE}}$, assuming that $\overline{\text{CE}}$ has been low and addresses have been stable for at least tACC-tOE.

2.2 Standby Mode

The 28C04A is placed in the standby mode by applying a high signal to the $\overline{\text{CE}}$ input. When in the standby mode, the outputs are in a high impedance state, independent of the $\overline{\text{OE}}$ input.

2.3 <u>Data Protection</u>

In order to ensure data integrity, especially during critical power-up and power-down transitions, the following enhanced data protection circuits are incorporated:

First, an internal Vcc detect (3.3 volts typical) will inhibit the initiation of non-volatile programming operation when Vcc is less than the Vcc detect circuit trip.

Second, there is a \overline{WE} filtering circuit that prevents \overline{WE} pulses of less than 10 ns duration from initiating a write cycle.

Third, holding WE or CE high or OE low, inhibits a write cycle during power-on and power-off (Vcc).

2.4 Write Mode

The 28C04A has a write cycle similar to that of a Static RAM. The write cycle is completely self-timed and initiated by a low going pulse on the $\overline{\text{WE}}$ pin. On the falling edge of $\overline{\text{WE}}$, the address information is latched. On rising edge, the data and the control pins ($\overline{\text{CE}}$ and $\overline{\text{OE}}$) are latched.

2.5 Data Polling


The 28C04A features Data polling to signal the completion of a byte write cycle. During a write cycle, an attempted read of the last byte written results in the data complement of I/O7 (I/O0 to I/O6 are indeterminable). After completion of the write cycle, true data is available. Data polling allows a simple read/compare operation to determine the status of the chip eliminating the need for external hardware.

2.6 Chip Clear

All data may be cleared to 1's in a chip clear cycle by raising \overline{OE} to 12 volts and bringing the \overline{WE} and \overline{CE} low. This procedure clears all data.

28C04A Product Identification System


To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices.





Packaging Diagrams and Parameters

Package Type: K04-081 24-Lead Plastic Dual In-line (P) - 600 mil



0.084

0.025

0.125

1.250

0.550

0.577

0.660

10

10

0.030

0.135

1.255

0.560

0.592

0.690

15

1.61

0.51

2.92

31.62

13.72

14.27

16.00

5

2.12

0.64

3.18

31.75

13.97

14.66

16.76

10

10

2.63

0.76

3.43

31.88

14.22

15.04

17.53

15

15

0.064

0.020

0.115

1.245

0.540

0.562

0.630

5

A2

D‡

Ε‡

E1

leВ

α

JEDEC equivalent: MS-011 AA

Base to Seating Plane

Molded Package Width

Radius to Radius Width

Mold Draft Angle Bottom

Overall Row Spacing

Mold Draft Angle Top

Tip to Seating Plane

Package Length

^{*} Controlling Parameter.


[†] Dimension "B1" does not include dam-bar protrusions. Dam-bar protrusions shall not exceed 0.003" (0.076 mm) per side or 0.006" (0.152 mm) more than dimension "B1."

Dimensions "D" and "E" do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010" (0.254 mm) per side or 0.020" (0.508 mm) more than dimensions "D" or "E."



Packaging Diagrams and Parameters

Package Type: K04-023 32-Lead Plastic Leaded Chip Carrier (L) – Rectangle



Units			INCHES*		MILLIMETERS			
Dimension Limits		MIN	NOM	MAX	MIN	NOM	MAX	
Number of Pins	n		32			32		
Pitch	р		0.050			1.27		
Overall Pack. Height	Α	0.127	0.131	0.135	3.23	3.33	3.43	
Shoulder Height	A1	0.060	0.078	0.095	1.52	1.97	2.41	
Standoff	A2	0.015	0.020	0.025	0.38	0.51	0.64	
Side 1 Chamfer Dim.	A3	0.021	0.026	0.031	0.53	0.66	0.79	
Corner Chamfer (1)	CH1	0.035	0.045	0.055	0.89	1.14	1.40	
Corner Chamfer (other)	CH2	0.000	0.005	0.010	0.00	0.13	0.25	
Overall Pack. Width	E1	0.485	0.490	0.495	12.32	12.45	12.57	
Overall Pack. Length	D1	0.585	0.590	0.595	14.86	14.99	15.11	
Molded Pack. Width	E [‡]	0.447	0.450	0.453	11.35	11.43	11.51	
Molded Pack. Length	D [‡]	0.547	0.550	0.553	13.89	13.97	14.05	
Footprint Width	E2	0.380	0.410	0.440	9.65	10.41	11.18	
Footprint Length	D2	0.480	0.510	0.540	12.19	12.95	13.72	
Pins along Width	n1		7			7		
Lead Thickness	С	0.008	0.010	0.012	0.20	0.25	0.30	
Upper Lead Width	B1 [†]	0.026	0.029	0.032	0.66	0.74	0.81	
Lower Lead Width	В	0.013	0.017	0.021	0.33	0.43	0.53	
Upper Lead Length	L	0.010	0.020	0.030	0.25	0.51	0.76	
Shoulder Inside Radius	R1	0.003	0.008	0.013	0.08	0.20	0.33	
J-Bend Inside Radius	R2	0.020	0.025	0.030	0.51	0.64	0.76	
Mold Draft Angle Top	α	0	5	10	0	5	10	
Mold Draft Angle Bottom	β	0	5	10	0	5	10	

^{*} Controlling Parameter.

JEDEC equivalent: MS-016 AE

[†] Dimension "B1" does not include dam-bar protrusions. Dam-bar protrusions shall not exceed 0.003" (0.076 mm) per side or 0.006" (0.152 mm) more than dimension "B1."

[‡] Dimensions "D" and "E" do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010" (0.254 mm) per side or 0.020" (0.508 mm) more than dimensions "D" or "E."