Preliminary

Low Charge Injection 8-Channel High Voltage Analog Switch with Bleed Resistors

Ordering Information

	Package Options							
$V_{pp} - V_{NN}$	28-lead plastic chip carrier	48-lead TQFP	Die					
200V	HV232PJ	HV232FG	HV232X					

Features

- → HVCMOS® technology for high performance
- Very low quiescent power dissipation 10μA
- Output On-resistance typically 22 ohms
- Integrated bleed resistors on the outputs
- Low parasitic capacitances
- DC to 10MHz analog signal frequency
- -60dB typical output off isolation at 5MHz
- CMOS logic circuitry for low power
- Excellent noise immunity
- On-chip shift register, latch and clear logic circuitry
- Flexible high voltage supplies
- Surface mount package available

Absolute Maximum Ratings*

$V_{\scriptscriptstyle DD}$ Logic power supply voltage		-0.5V to +15V
V _{PP} - V _{NN} Supply voltage		220V
V _{PP} Positive high voltage supply	-0.5	5V to V _{NN} +200V
V _{NN} Negative high voltage supp	ly	+0.5V to -200V
Logic input voltages	-0.	5V to V _{DD} +0.3V
Analog Signal Range		V_{NN} to V_{PP}
Peak analog signal current/char	nnel	3.0A
Storage temperature	-	65°C to +150°C
Power dissipation	28-pin PLCC 48 lead TQFP	1.2W 1.0W

^{*} Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability.

General Description

The Supertex HV232 is a low charge injection 8-channel high-voltage analog switch integrated circuit (IC) with bleed resistors. The device can be used in applications requiring high voltage switching controlled by low voltage control signals, such as ultrasound imaging and printers. The bleed resistors eliminate voltage built up on capacitive loads such as piezoelectric transducers. Input data is shifted into an 8-bit shift register which can then be retained in an 8-bit latch. To reduce any possible clock feed-through noise, Latch Enable Bar ($\overline{\text{LE}}$) should be left high until all bits are clocked in. Using HVCMOS technology, this switch combines high voltage bilateral DMOS switches and low power CMOS logic to provide efficient control of high voltage analog signals.

This IC is suitable for various combinations of high voltage supplies, e.g., $V_{\rm pp}/V_{\rm NN}$: +50V/-150V, or +100V/-100V.

Electrical Characteristics

DC Characteristics (over recommended operating conditions unless otherwise noted)

Characteristics	Curre	0 °	С		+25°C		+7	′0°C	l lmita	Test Conditions	
Characteristics	Sym	min	max	min	typ	max	min	max	Units	Test Conditions	
			30		26	38		48		$I_{SIG} = 5mA$ $V_{PP} = 40V$,	
			25		22	27		32		$I_{SIG} = 200 \text{mA}$ $V_{NN} = -160 \text{V}$	
Small Signal Switch (ON)	R _{ONS}		25		22	27		30	ohms	$I_{SIG} = 5mA$ $V_{PP} = 100V$,	
Resistance			18		18	24		27		$I_{SIG} = 200 \text{mA}$ $V_{NN} = -100 \text{V}$	
			23		20	25		30		$I_{SIG} = 5mA$ $V_{PP} = 160V$,	
			22		16	25		27		$I_{SIG} = 200 \text{mA}$ $V_{NN} = -40 \text{V}$	
Small Signal Switch (ON) Resistance Matching	ΔR_{ONS}		20		5.0	20		20	%	$I_{SW} = 5mA$, $V_{PP} = 100V$, $V_{NN} = -100V$	
Large Signal Switch (ON) Resistance	R _{ONL}				15				ohms	$V_{SIG} = V_{PP}$ - 10V, $I_{SIG} = 1A$	
Output Switch Shunt Resistance	R _{INT}			20	35	50			ΚΩ	Output switch to R _{GND}	
Switch Off Leakage Per Switch	I _{SOL}		5.0		1.0	10		15	μΑ	$V_{SIG} = V_{PP} - 10V$	
DC Offset Switch Off			300		100	300		300	mV	No Load	
DC Offset Switch On			500		100	500		500	mV	No Load	
Pos. HV Supply Current	I _{PPQ}				10	50			μΑ	ALL SWs OFF	
Neg. HV Supply Current	I _{NNQ}				-10	-50			μΑ	ALL SWs OFF	
Pos. HV Supply Current	I _{PPQ}				10	50			μΑ	ALL SWs ON, $I_{SW} = 5mA$	
Neg. HV Supply Current	I _{NNQ}				-10	-50			μΑ	ALL SWs ON, $I_{SW} = 5mA$	
Switch Output Peak Current			3.0		3.0	2.0		2.0	A	V _{SIG} duty cycle ≤ 0.1%	
Output Switch Frequency	f _{SW}					50			KHz	Duty Cycle = 50%	
			6.5			7.0		8.0		V _{PP} = 40V, V _{NN} = -160V	
I _{PP} Supply Current	I _{PP}		4.0			5.0		5.5	mA	$V_{PP} = 100V, V_{NN} = -100V$ 50KHz	
			4.0			5.0		5.5		$V_{PP} = 160V,$ Output $V_{NN} = -40V$ Switching	
			6.5			7.0		8.0		$V_{PP} = 40V,$ Frequency with no load	
I _{NN} Supply Current	I _{NN}		4.0			5.0		5.5	mA	V _{PP} = 100V, V _{NN} = -100V	
			4.0			5.0		5.5		V _{PP} = 160V, V _{NN} = -40V	
Logic Supply Average Current	I _{DD}		4.0			4.0		4.0	mA	$f_{CLK} = 5MHz, V_{DD} = 5.0V$	
Logic Supply Quiescent Current	I _{DDQ}		10			10		10	μΑ		
Data Out Source Current	I _{SOR}	0.45		0.45	0.70		0.40		mA	$V_{OUT} = V_{DD} - 0.7V$	
Data Out Sink Current	I _{SINK}	0.45		0.45	0.70		0.40		mA	V _{OUT} = 0.7V	
Logic Input Capacitance	C _{IN}		10			10		10	pF		

Electrical Characteristics

AC Characteristics (over operating conditions $V_{DD} = 5V$, unless otherwise noted)

Characteristics	Curre	0	C O		+25°C		+70°C		Unita	Took Conditions	
Characteristics	Sym	min	max	min	typ	max	min	max	Units	Test Conditions	
Set Up Time Before LE Rises	t _{SD}	150		150			150		ns		
Time Width of LE	t _{WLE}	150		150			150		ns		
Clock Delay Time to Data Out	t _{DO}		150			150		150	ns		
Time Width of CL	t _{WCL}	150		150			150		ns		
Set Up Time Data to Clock	t _{SU}	15		15	8.0		20		ns		
Hold Time Data from Clock	t _h	35		35			35		ns		
Clock Freq	f _{CLK}		5.0			5.0		5.0	MHz	50% duty cycle $f_{DATA} = f_{CLK}/2$	
Clock Rise and Fall Times	t _r , t _f		1.0			1.0		1.0	μs		
Turn On Time	t _{ON}		5.0			5.0		5.0	μs	$V_{SIG} = V_{PP} - 10V,$ $R_{L} = 10K\Omega$	
Turn Off Time	t _{OFF}		5.0			5.0		5.0	μѕ	$V_{SIG} = V_{PP} - 10V,$ $R_{L} = 10K\Omega$	
			20			20		20		V _{PP} = 160V, V _{NN} = -40V	
Maximum V_{SIG} Slew Rate	dv/dt		20			20		20	V/ns	V _{PP} = 100V, V _{NN} = -100V	
			20			20		20		V _{PP} = 40V, V _{NN} = -160V	
Off Isolation	КО	-30		-30	-33		-30		dB	f = 5MHz, 1KΩ//15pF load	
		-58		-58			-58		dB	$f = 5MHz$, 50Ω load	
Switch Crosstalk	K _{CR}	-60		-60	-70		-60		dB	$f = 5MHz$, 50Ω load	
Output Switch Isolation Diode Current	I _{ID}		300			300		300	mA	300ns pulse width, 2.0% duty cycle	
Off Capacitance SW to GND	C _{SG(OFF)}	5.0	17	5.0	12	17	5.0	17	pF	0V, 1MHz	
On Capacitance SW to GND	C _{SG(ON)}	25	50	25	38	50	25	50	pF	0V, 1MHz	

Electrical Characteristics

AC Characteristics (over operating conditions $V_{DD} = 5V$, unless otherwise noted)

Characteristics	Sym		+25°C		Units	Test Conditions	
Characteristics	Sylli	min	typ	max		rest Conditions	
	+V _{SPK}			150			
Output Voltage Spike	-V _{SPK}			150	mV	$V_{PP} = 40V, V_{NN} = -160V, R_{L} = 50\Omega$	
	+V _{SPK}			150		V 400V V 400V B 500	
	-V _{SPK}			150		$V_{PP} = 100V, V_{NN} = -100V, R_{L} = 50\Omega$	
	+V _{SPK}			150		$V_{pp} = 160V, V_{NN} = -40V, R_{L} = 50\Omega$	
	-V _{SPK}			150		$v_{PP} - 100v, v_{NN}40v, K_L = 3032$	


Operating Conditions*


Symbol	Parameter	Value				
V _{DD}	Logic power supply voltage ^{1, 3}	4.5V to 13.2V				
V _{PP}	Positive high voltage supply ^{1, 3}	40V to V _{NN} + 200V				
V _{NN}	Negative high voltage supply ^{1, 3}	-40V to -160V				
V _{IH}	High-level input voltage	V _{DD} -1.5V to V _{DD}				
V _{IL}	Low-level input voltage	0V to 1.5V				
V _{SIG}	Analog signal voltage peak to peak	V _{NN} +10V to V _{PP} -10V ²				
T _A	Operating free air-temperature	0°C to 70°C				


Notes:

- 1 Power up/down sequence is arbitrary except GND must be powered-up first and powered-down last.
- 2 $V_{\rm SIG}$ must be $V_{\rm NN} \le V_{\rm SIG} \le V_{\rm PP}$ or floating during power up/down transistion.
- 3 Rise and fall times of power supplies V_{DD} , V_{pp} , and V_{NN} should not be less than 1.0msec.


Test Circuits








Logic Timing Waveforms



Block Diagram



Truth Table

D0	D1	D2	D3	D4	D5	D6	D7	LE	CL	SW0	SW1	SW2	SW3	SW4	SW5	SW6	SW7
L								L	L	OFF							
Н								L	L	ON							
	L							L	L		OFF						
	Н							L	L		ON						
		L						L	L			OFF					
		Н						L	L			ON					
			L					L	L				OFF				
			Н					L	L				ON				
				L				L	L					OFF			
				Н				L	L					ON			
					L			L	L						OFF		
					Н			L	L						ON		
						L		L	L							OFF	
						Н		L	L							ON	
							L	L	L								OFF
							Н	L	L								ON
Х	Х	Х	Х	Х	Х	Х	Χ	Н	L	HOLD PREVIOUS STATE							
Х	Χ	Х	Х	Χ	Х	Х	Х	Х	Н	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF

Notes:


- 1. The eight switches operate independently.
- 2. Serial data is clocked in on the $L{\rightarrow}\,H$ transition CLK.
- The switches go to a state retaining their present condition at the rising edge of LE. When LE is low the shift register data flows through the latch.
- 4. $D_{\mbox{\scriptsize OUT}}$ is high when switch 7 is on.
- 5. Shift register clocking has no effect on the switch states if $\overline{\text{LE}}$ is H.
- 6. The clear input overrides all other inputs.

Pin Configurations

HV232 28 Pin J-Lead

Pin	Function	Pin	Function
1	SW3	15	N/C
2	SW3	16	D_IN
3	SW2	17	CLK
4	SW2	18	<u>LE</u>
5	SW1	19	CL
6	SW1	20	D_OUT
7	SW0	21	SW7
8	SW0	22	SW7
9	N/C	23	SW6
10	V_{PP}	24	SW6
11	R_{GND}	25	SW5
12	V _{NN}	26	SW5
13	GND	27	SW4
14	V_{DD}	28	SW4


Package Outlines



28-pin J-Lead Package

HV232 48-Pin TQFP

Pin	Function	Pin	Function
1	SW5	25	V_{NN}
2	N/C	26	N/C
3	SW4	27	R_{GND}
4	N/C	28	GND
5	SW4	29	V_{DD}
6	N/C	30	N/C
7	N/C	31	N/C
8	SW3	32	N/C
9	N/C	33	D_IN
10	SW3	34	CLK
11	N/C	35	LE
12	SW2	36	CLR
13	N/C	37	D_OUT
14	SW2	38	N/C
15	N/C	39	SW7
16	SW1	40	N/C
17	N/C	41	SW7
18	SW1	42	N/C
19	N/C	43	SW6
20	SW0	44	N/C
21	N/C	45	SW6
22	SW0	46	N/C
23	N/C	47	SW5
24	V_{PP}	48	N/C



top view 48-pin TQFP