M48Z512A
# M48Z512AY, M48Z512AV

4 Mbit (512 Kbit x 8) ZEROPOWER® SRAM

Features

- Integrated, ultra low power SRAM, power-fail control circuit, and battery
- Conventional SRAM operation; unlimited WRITE cycles
- 10 years of data retention in the absence of power
- Automatic power-fail chip deselect and WRITE protection
- Two WRITE Protect voltages:
  (V_{PFD} = power-fail deselect voltage)
  - M48Z512A:
    V_{CC} = 4.75 to 5.5V, $4.5V \leq V_{PFD} \leq 4.75V$
  - M48Z512AY:
    V_{CC} = 4.5 to 5.5V, $4.2V \leq V_{PFD} \leq 4.5V$
  - M48Z512AV:
    V_{CC} = 3.0 to 3.6V, $2.8V \leq V_{PFD} \leq 3.0V$
- Battery internally isolated until power is applied
- Pin and function compatible with JEDEC standard 512K x 8 SRAMs
- SOIC package provides direct connection for a SNAPHAT top which contains the battery
- SNAPHAT housing (battery) is replaceable
- Equivalent Surface-Mount (SMT) solution requires a 28-pin M40Z300/W and a stand-alone 128K x8 LPSRAM (SNAPHAT® top to be ordered separately
- PMDIP32 is an ECOPACK package

PMDIP32 (PM)
Module

Description

The M48Z512A/Y/V ZEROPOWER® RAM is a non-volatile, 4,194,304-bit Static RAM organized as 524,288 words by 8 bits. The devices combine an internal lithium battery, a CMOS SRAM and a control circuit in a plastic, 32-pin DIP Module.

For Surface-Mount environments ST provides an equivalent SMT solution consisting of a 28-pin, 330mil SOIC NVRAM Supervisor (M40Z300/W) and a 32-pin, (Type II TSOP, 10 x 20mm) 4Mb LPSRAM. Both 5V and 3V versions are available (see *Table 2 on page 7*).

The unique design allows the SNAPHAT® battery package to be mounted on top of the SOIC package after the completion of the surface-mount process. Insertion of the SNAPHAT housing after reflow prevents potential battery damage due to the high temperatures required for device surface-mounting. The SNAPHAT housing is keyed to prevent reverse insertion.

The SNAPHAT battery package is shipped separately in plastic anti-static tubes or in Tape & Reel form. The part number is "M4Z32-BR00SH1.

Contents

List of tables

List of figures

1 Device overview

Figure 1. Logic diagram

Table 1. Signal names

A0-A18	Address Inputs
DQ0-DQ7	Data Inputs/Outputs
$\overline{E}$	Chip Enable Input
$\overline{G}$	Output Enable Input
$\overline{W}$	WRITE Enable Input
V_{CC}	Supply voltage
V_{SS}	Ground

Figure 2.   DIP connections


```
A18 [ 1          32 ] VCC
A16 [ 2          31 ] A15
A14 [ 3          30 ] A17
A12 [ 4          29 ] W̄
 A7 [ 5          28 ] A13
 A6 [ 6          27 ] A8
 A5 [ 7          26 ] A9
 A4 [ 8   M48Z512A   25 ] A11
 A3 [ 9   M48Z512AY  24 ] Ḡ
 A2 [ 10  M48Z512AV  23 ] A10
 A1 [ 11         22 ] Ē
 A0 [ 12         21 ] DQ7
DQ0 [ 13         20 ] DQ6
DQ1 [ 14         19 ] DQ5
DQ2 [ 15         18 ] DQ4
VSS [ 16         17 ] DQ3
```

AI02044

Figure 3.   Block diagram

AI02045

Figure 4.   **Hardware hookup for equivalent Surface-Mount (SMT) solution**

1. For pin connections, see individual datasheet for M48Z300/300W at www.st.com.

2. Connect THS pin to V_{OUT} if $4.2V \le V_{PFD} \le 4.5V$ (M48Z512AY) or connect THS pin to V_{SS} if $4.5V \le V_{PFD} \le 4.75V$ (M48Z512A).

3. Connect THS pin to V_{SS} if $2.8V \le V_{PFD} \le 3.0V$ (M48Z512AV).

4. SNAPHAT® top ordered separately.

Table 2.   **Equivalent Surface-Mount (SMT) solution**

NVRAM	LPSRAM	Supervisor	THS pin[1]
M48Z512A	5V 4Mb LPSRAM	M40Z300	V_{SS}
M48Z512AY	5V 4Mb LPSRAM	M40Z300	V_{OUT}
M48Z512AV	3V 4Mb LPSRAM	M40Z300W	V_{SS}

1. Connection of Threshold Select pin (Pin 13) of Supervisor (M40Z300/300W).

2 Operating modes

The M48Z512A/Y/V also has its own Power-fail Detect circuit. The control circuitry constantly monitors the single V_{CC} supply for an out of tolerance condition. When V_{CC} is out of tolerance, the circuit WRITE protects the SRAM, providing a high degree of data security in the midst of unpredictable system operation brought on by low V_{CC}. As V_{CC} falls below the switchover voltage (V_{SO}), the control circuitry connects the battery which maintains data until valid power returns.

The ZEROPOWER® RAM replaces industry standard SRAMs. It provides the nonvolatility of PROMs without any requirement for special WRITE timing or limitations on the number of WRITEs that can be performed.

Table 3.   Operating modes[1]

Mode	V_{CC}	$\overline{E}$	$\overline{G}$	$\overline{W}$	DQ0-DQ7	Power
Deselect	4.75 to 5.5V or 4.5 to 5.5V or 3.0 to 3.6V	V_{IH}	X	X	High Z	Standby
WRITE		V_{IL}	X	V_{IL}	D_{IN}	Active
READ		V_{IL}	V_{IL}	V_{IH}	D_{OUT}	Active
READ		V_{IL}	V_{IH}	V_{IH}	High Z	Active
Deselect	V_{SO} to V_{PFD} (min)[2]	X	X	X	High Z	CMOS standby
Deselect	$\leq V_{SO}$[2]	X	X	X	High Z	Battery back-up mode

1. See *Table 11 on page 17* for details.

2. X = V_{IH} or V_{IL}; V_{SO} = battery back-up switchover voltage.

2.1 READ mode

The M48Z512A/Y/V is in the READ mode whenever $\overline{W}$ (WRITE Enable) is high and $\overline{E}$ (Chip Enable) is low. The device architecture allows ripple-through access of data from eight of 4,194,304 locations in the static storage array. Thus, the unique address specified by the 19 Address Inputs defines which one of the 524,288 bytes of data is to be accessed. Valid data will be available at the Data I/O pins within Address Access time (t_{AVQV}) after the last address input signal is stable, providing that the $\overline{E}$ (Chip Enable) and $\overline{G}$ (Output Enable) access times are also satisfied. If the $\overline{E}$ and $\overline{G}$ access times are not met, valid data will be available after the later of Chip Enable Access time (t_{ELQV}) or Output Enable Access Time (t_{GLQV}). The state of the eight three-state Data I/O signals is controlled by $\overline{E}$ and $\overline{G}$. If the outputs are activated before t_{AVQV}, the data lines will be driven to an indeterminate state until t_{AVQV}. If the Address Inputs are changed while $\overline{E}$ and $\overline{G}$ remain low, output data will remain valid for Output Data Hold time (t_{AXQX}) but will go indeterminate until the next Address Access.

Figure 5.   Chip Enable or Output Enable controlled, READ mode ac waveforms

1. WRITE Enable ($\overline{W}$) = high.

Figure 6.   Address controlled, READ mode ac waveforms

1. Chip Enable ($\overline{E}$) and Output Enable ($\overline{G}$) = low, WRITE Enable ($\overline{W}$) = high.

Table 4.   **READ mode ac characteristics**

Symbol	Parameter[1]	M48Z512A/Y -70		M48Z512A/Y/V -85		Unit
		Min	Max	Min	Max	
t_{AVAV}	READ Cycle Time	70		85		ns
t_{AVQV}	Address Valid to Output Valid		70		85	ns
t_{ELQV}	Chip Enable low to Output Valid		70		85	ns
t_{GLQV}	Output Enable low to Output Valid		35		45	ns
t_{ELQX}[2]	Chip Enable low to Output Transition	5		5		ns
t_{GLQX}[2]	Output Enable low to Output Transition	5		5		ns
t_{EHQZ}[2]	Chip Enable high to Output Hi-Z		30		35	ns
t_{GHQZ}[2]	Output Enable high to Output Hi-Z		20		25	ns
t_{AXQX}	Address Transition to Output Transition	5		5		ns

1. Valid for Ambient Operating Temperature: T_A = 0 to 70°C or -40 to 85°C; V_{CC} = 4.75 to 5.5V, 4.5 to 5.5V, or 3.0 to 3.6V (except where noted).

2. C_L = 5pF.

2.2 WRITE mode

The M48Z512A/Y/V is in the WRITE mode whenever $\overline{W}$ and $\overline{E}$ are active. The start of a WRITE is referenced from the latter occurring falling edge of $\overline{W}$ or $\overline{E}$. A WRITE is terminated by the earlier rising edge of $\overline{W}$ or $\overline{E}$.

The addresses must be held valid throughout the cycle. $\overline{E}$ or $\overline{W}$ must return high for a minimum of t_{EHAX} from $\overline{E}$ or t_{WHAX} from $\overline{W}$ prior to the initiation of another READ or WRITE cycle. Data-in must be valid t_{DVEH} or t_{DVWH} prior to the end of WRITE and remain valid for t_{EHDX} or t_{WHDX} afterward. $\overline{G}$ should be kept high during WRITE cycles to avoid bus contention; although, if the output bus has been activated by a low on $\overline{E}$ and $\overline{G}$, a low on $\overline{W}$ will disable the outputs t_{WLQZ} after $\overline{W}$ falls.

Figure 7.   WRITE Enable controlled, WRITE ac waveforms

1. Output Enable ($\overline{G}$) = high.

Figure 8.   Chip Enable controlled, WRITE ac waveforms

1. Output Enable ($\overline{G}$) = high.

Table 5.   WRITE mode ac characteristics

| Symbol	Parameter[1]	M48Z512A/Y –70		M48Z512A/Y/V –85		Unit
		Min	Max	Min	Max	
t_{AVAV}	WRITE cycle time	70		85		ns
t_{AVWL}	Address Valid to WRITE Enable low	0		0		ns
t_{AVEL}	Address Valid to Chip Enable low	0		0		ns
t_{WLWH}	WRITE Enable pulse width	55		65		ns
t_{ELEH}	Chip Enable low to Chip Enable high	55		75		ns
t_{WHAX}	WRITE Enable high to Address Transition	5		5		ns
t_{EHAX}	Chip Enable high to Address Transition	15		15		ns
t_{DVWH}	Input Valid to WRITE Enable high	30		35		ns
t_{DVEH}	Input Valid to Chip Enable high	30		35		ns
t_{WHDX}	WRITE Enable high to Input Transition	0		0		ns
t_{EHDX}	Chip Enable high to Input Transition	10		10		ns
t_{WLQZ}[2][3]	WRITE Enable low to Output Hi-Z		25		30	ns
t_{AVWH}	Address Valid to WRITE Enable high	65		75		ns
t_{AVEH}	Address Valid to Chip Enable high	65		75		ns
t_{WHQX}[2][3]	WRITE Enable high to Output Transition	5		5		ns

1. Valid for Ambient Operating Temperature: T_A = 0 to 70°C or -40 to 85°C; V_{CC} = 4.75 to 5.5V, 4.5 to 5.5V or 3.0 to 3.6V (except where noted).

2. C_L = 5pF.

3. If $\overline{E}$ goes low simultaneously with $\overline{W}$ going low, the outputs remain in the high impedance state.

2.3   Data Retention mode

With valid V_{CC} applied, the M48Z512A/Y/V operates as a conventional BYTEWIDE™ static RAM. Should the supply voltage decay, the RAM will automatically power-fail deselect, WRITE protecting itself t_{WP} after V_{CC} falls below V_{PFD}. All outputs become high impedance, and all inputs are treated as "don't care."

If power fail detection occurs during a valid access, the memory cycle continues to completion. If the memory cycle fails to terminate within the time t_{WP} WRITE protection takes place. When V_{CC} drops below V_{SO}, the control circuit switches power to the internal energy source which preserves data.

The internal coin cell will maintain data in the M48Z512A/Y/V after the initial application of V_{CC} for an accumulated period of at least 10 years when V_{CC} is less than V_{SO}. As system power returns and V_{CC} rises above V_{SO}, the battery is disconnected, and the power supply is switched to external V_{CC}. WRITE protection continues for t_{ER} after V_{CC} reaches V_{PFD} to allow for processor stabilization. After t_{ER}, normal RAM operation can resume.

For more information on battery storage life refer to the Application Note AN1012.

2.4 V_{CC} noise and negative going transients

I_{CC} transients, including those produced by output switching, can produce voltage fluctuations, resulting in spikes on the V_{CC} bus. These transients can be reduced if capacitors are used to store energy which stabilizes the V_{CC} bus. The energy stored in the bypass capacitors will be released as low going spikes are generated or energy will be absorbed when overshoots occur. A ceramic bypass capacitor value of 0.1µF (see *Figure 9*) is recommended in order to provide the needed filtering.

In addition to transients that are caused by normal SRAM operation, power cycling can generate negative voltage spikes on V_{CC} that drive it to values below V_{SS} by as much as one volt. These negative spikes can cause data corruption in the SRAM while in battery backup mode. To protect from these voltage spikes, ST recommends connecting a schottky diode from V_{CC} to V_{SS} (cathode connected to V_{CC}, anode to V_{SS}). (Schottky diode 1N5817 is recommended for through hole and MBRS120T3 is recommended for surface-mount).

Figure 9.   Supply voltage protection

3 Maximum rating

Stressing the device above the rating listed in the "Absolute Maximum Ratings" table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

Table 6.   Absolute maximum ratings

Symbol	Parameter		Value	Unit
T_A	Ambient operating temperature	Grade 1	0 to 70	°C
		Grade 6	-40 to 85	
T_{STG}	Storage temperature (V_{CC} off)		–40 to 85	°C
T_{BIAS}	Temperature under bias	Grade 1	0 to 70	°C
		Grade 6	–40 to 70	
T_{SLD}[1][2]	Lead solder temperature for 10 seconds		260	°C
V_{IO}	Input or Output voltages		–0.3 to 7	V
V_{CC}	Supply voltage	M48Z512A/512AY	–0.3 to 7.0	V
		M48Z512AV	–0.3 to 4.6	V
I_O	Output current		20	mA
P_D	Power dissipation		1	W

1. For DIP package: soldering temperature not to exceed 260°C for 10 seconds (total thermal budget not to exceed 150°C for longer than 30 seconds). No preheating above 150°C, or direct exposure to IR reflow (or IR preheat) allowed, to avoid damaging the Lithium battery.

2. For SO package, Lead-free (Pb-free) lead finish: Reflow at peak temperature of 260°C (total thermal budget not to exceed 245°C for greater than 30 seconds).

Caution: *Negative undershoots below –0.3V are not allowed on any pin while in the battery back-up mode. Do NOT wave solder SOIC to avoid damaging SNAPHAT sockets.*

4 DC and ac parameters

This section summarizes the operating and measurement conditions, as well as the dc and ac characteristics of the device. The parameters in the following dc and ac characteristic tables are derived from tests performed under the measurement conditions listed in the relevant tables. Designers should check that the operating conditions in their projects match the measurement conditions when using the quoted parameters.

Table 7. Operating and ac measurement conditions[1]

Parameter		M48Z512A/512AY	M48Z512AV	Unit
Supply voltage (V_{CC})		4.75 to 5.5V or 4.5 to 5.5	3.0 to 3.6	V
Ambient operating temperature (T_A)	Grade 1	0 to 70	0 to 70	°C
	Grade 6	-40 to 85	-40 to 85	
Load capacitance (C_L)		100	50	pF
Input rise and fall times		≤ 5	≤ 5	ns
Input pulse voltages		0 to 3	0 to 3	V
Input and Output timing ref. voltages		1.5	1.5	V

1. Output Hi-Z is defined as the point where data is no longer driven.

Figure 10. AC measurement load circuit

DEVICE UNDER TEST

650Ω

C_L = 100pF or 30 pF

1.75V

C_L includes JIG capacitance

AI03903

1. Excluding open drain output pins; 50pF for M48Z512AV.

Table 8. Capacitance

Symbol	Parameter[1][2]	Min	Max	Unit
C_{IN}	Input capacitance		10	pF
C_{IO}[3]	Input/Output capacitance		10	pF

1. Effective capacitance measured with power supply at 5V (M48Z512A/Y) or 3.3V (M48Z512AV); sampled only, not 100% tested.

2. Outputs deselected.

3. At 25°C.

Table 9.　　DC characteristics

Sym	Parameter	Test condition[1]	M48Z512A/Y −70		M48Z512AV −85		Unit
			Min	Max	Min	Max	
I_{LI}[2]	Input leakage current	$0V \leq V_{IN} \leq V_{CC}$		±1		±1	μA
I_{LO}[2]	Output leakage current	$0V \leq V_{OUT} \leq V_{CC}$		±1		±1	μA
I_{CC}	Supply current	$\overline{E} = V_{IL}$ outputs open		115		50	mA
I_{CC1}	Supply current (standby) TTL	$\overline{E} = V_{IH}$		10		4	mA
I_{CC2}	Supply current (standby) CMOS	$\overline{E} \geq V_{CC} - 0.2V$		5		3	mA
V_{IL}	Input low voltage		−0.3	0.8	−0.3	0.6	V
V_{IH}	Input high voltage		2.2	$V_{CC} + 0.3$	2.2	$V_{CC} + 0.3$	V
V_{OL}	Output low voltage	$I_{OL} = 2.1mA$		0.4		0.4	V
V_{OH}	Output high voltage	$I_{OH} = -1mA$	2.4		2.2		V

1. Valid for ambient operating temperature: T_A = 0 to 70°C or -40 to 85°C; V_{CC} = 4.75 to 5.5V, 4.5 to 5.5V, or 3.0 to 3.6V (except where noted).

2. Outputs deselected.

Figure 11.　Power Down/Up mode ac waveforms

Table 10.   Power Down/Up ac characteristics

Symbol	Parameter[1]		Min	Max	Unit
t_F[2]	V_{PFD} (max) to V_{PFD} (min) V_{CC} fall time		300		µs
t_{FB}[3]	V_{PFD} (min) to V_{SS} V_{CC} fall time	M48Z512A/Y	10		µs
		M48Z512AV	150		
t_R	V_{PFD} (min) to V_{PFD} (max) V_{CC} rise time		10		µs
t_{RB}	V_{SS} to V_{PFD} (min) V_{CC} rise time		1		µs
t_{WPT}	WRITE Protect time	M48Z512A/Y	40	150	µs
		M48Z512AV	40	250	
t_{ER}	$\overline{E}$ Recovery time		40	120	ms

1. Valid for ambient operating temperature: T_A = 0 to 70°C or -40 to 85°C; V_{CC} = 4.75 to 5.5V, 4.5 to 5.5V, or 3.0 to 3.6V (except where noted).

2. V_{PFD} (max) to V_{PFD} (min) fall time of less than t_F may result in deselection/WRITE protection not occurring until 200µs after V_{CC} passes V_{PFD} (min).

3. V_{PFD} (min) to V_{SS} fall time of less than t_{FB} may cause corruption of RAM data.

Table 11.   Power Down/Up trip points dc characteristics

Symbol	Parameter[1][2]		Min	Typ	Max	Unit
V_{PFD}	Power-fail deselect voltage	M48Z512A	4.5	4.6	4.75	V
		M48Z512AY	4.2	4.3	4.5	V
		M48Z512AV	2.8	2.9	3.0	V
V_{SO}	Battery back-up switchover voltage	M48Z512A/Y		3.0		V
		M48Z512AV		2.5		V
t_{DR}[3]	Expected data retention time		10			Years

1. All voltages referenced to V_{SS}.

2. Valid for ambient operating temperature: T_A = 0 to 70°C or -40 to 85°C; V_{CC} = 4.75 to 5.5V, 4.5 to 5.5V, or 3.0 to 3.6V (except where noted).

3. At 25°C; V_{CC} = 0V.

5   Package mechanical information

Figure 12.   PMDIP32 – 32-pin Plastic DIP Module, package outline

1.   Drawing is not to scale.

Table 12.   PMDIP32 – 32-pin Plastic DIP Module, package mechanical data

Symb	mm			inches		
	Typ	Min	Max	Typ	Min	Max
A		9.27	9.52		0.365	0.375
A1		0.38			0.015	
B		0.43	0.59		0.017	0.023
C		0.20	0.33		0.008	0.013
D		42.42	43.18		1.670	1.700
E		18.03	18.80		0.710	0.740
e1		2.29	2.79		0.090	0.110
e3	38.10			1.50		
eA		14.99	16.00		0.590	0.630
L		3.05	3.81		0.120	0.150
S		1.91	2.79		0.075	0.110
N	32			32		

Figure 13.   SOH28 – 28-lead Plastic Small Outline, battery SNAPHAT, package outline

SOH-A

1.   Drawing is not to scale.

Table 13.   SOH28 – 28-lead Plastic Small Outline, battery SNAPHAT, package mechanical data

Symbol	mm			inch		
	Typ	Min	Max	Typ	Min	Max
A			3.05			0.120
A1		0.05	0.36		0.002	0.014
A2		2.34	2.69		0.092	0.106
B		0.36	0.51		0.014	0.020
C		0.15	0.30		0.006	0.012
D		17.70	18.49		0.697	0.728
E		8.23	8.89		0.324	0.350
e	1.27	–	–	0.050	–	–
eB		3.20	3.61		0.126	0.142
H		11.51	12.70		0.453	0.500
L		0.41	1.27		0.016	0.050
α		0°	8°		0°	8°
N	28			28		
CP			0.10			0.004

Figure 14.   SH – 4-pin SNAPHAT housing for 48mAh battery, package outline

1.   Drawing is not to scale.

Table 14.   SH – 4-pin SNAPHAT housing for 48mAh battery, package mechanical data

Symb	mm			inches		
	Typ	Min	Max	Typ	Min	Max
A			9.78			0.385
A1		6.73	7.24		0.265	0.285
A2		6.48	6.99		0.255	0.275
A3			0.38			0.015
B		0.46	0.56		0.018	0.022
D		21.21	21.84		0.835	0.860
E		14.22	14.99		0.560	0.590
eA		15.55	15.95		0.612	0.628
eB		3.20	3.61		0.126	0.142
L		2.03	2.29		0.080	0.090

Figure 15. SH – 4-pin SNAPHAT housing for 120mAh battery, package outline

SHZP-A

1. Drawing is not to scale.

Table 15. SH - 4-pin SNAPHAT housing for 120mAh battery, package mechanical data

Symb	mm			inches		
	Typ	Min	Max	Typ	Min	Max
A			10.54			0.415
A1		8.00	8.51		0.315	0.335
A2		7.24	8.00		0.285	0.315
A3			0.38			0.015
B		0.46	0.56		0.018	0.022
D		21.21	21.84		0.835	0.860
E		17.27	18.03		0.680	0.710
eA		15.55	15.95		0.612	0.628
eB		3.20	3.61		0.126	0.142
L		2.03	2.29		0.080	0.090

6   Part numbering

Table 16.   Ordering information scheme

Example: M48Z   512AY −70   PM   1

Device type

M48Z

Supply voltage and WRITE Protect voltage

512A = V_{CC} = 4.75 to 5.5V; V_{PFD} = 4.5 to 4.75V

512AY = V_{CC} = 4.5 to 5.5V; V_{PFD} = 4.2 to 4.5V

512AV = V_{CC} = 3.0 to 3.6V; V_{PFD} = 2.8 to 3.0V

Speed

−70 = 70ns (for M48Z512A/Y)

−85 = 85ns (for M48Z512A/Y/V)

Package[1]

PM = PMDIP32

Temperature range

1 = 0 to 70°C

6 = -40 to 85°C

1.   The SOIC package (SOH28) requires the battery package (SNAPHAT®) which is ordered separately under the part number "M4Zxx-BR00SH" in plastic tube or "M4Zxx-BR00SHTR" in Tape & Reel form.

Caution: Do not place the SNAPHAT battery package "M4Zxx-BR00SH" in conductive foam as it will drain the lithium button-cell battery.

For other options, or for more information on any aspect of this device, please contact the ST Sales Office nearest you.

Table 17.   SNAPHAT battery table

Part number	Description	Package
M4Z28-BR00SH	Lithium battery (48mAh) SNAPHAT	SH
M4Z32-BR00SH	Lithium battery (120mAh) SNAPHAT	SH

7   Revision history

Table 18.   Revision history

Date	Version	Revision Details
March 2000	1.0	First issue
19-Jul-00	1.1	M48Z12AV added
15-Jan-01	1.2	Changed LPSRAM device (*Table 2*)
19-Dec-01	2.0	Reformatted; added temperature information (*Table 4*, *Table 5*, *Table 8*, *Table 9*, *Table 10*, and *Table 11*); remove chipset option from Ordering Information (*Table 16*); remove reference to "clock"
08-Feb-02	2.1	Remove 85ns speed grade (*Table 4*, *Table 5*, and *Table 9*)
29-May-02	2.2	Modify reflow time and temperature footnotes (*Table 6*)
18-Nov-02	2.3	Modified SMT text (*Figure 1*, *Figure 4*, and *Table 2*)
17-Sep-03	2.4	Remove references to M68xxx (obsolete) part (*Figure 4* and *Table 2*); update disclaimer
30-Nov-04	3.0	Reformatted; remove extended temperature references (*Table 16*)
21-Dec-04	4.0	Update Marketing Status for qualification, correct drawing (*Figure 4* and *Table 16*)
22-Feb-05	5.0	IR reflow, SO package updates (*Table 6*)
21-Dec-2006	6	Document reformatted. ECOPACK package text added on coverpage. Note 2 concerning Leaded SOIC package removed below *Table 6*. Updated PMDIP32 package mechanical data in *Section 5: Package mechanical information*; updated T_A to include Grade 1 (0 to 70°C) and Grade 6 (-40 to 85°C).

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2006 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com