

Keyboard Encoder Read Only Memory

FEATURES

- Data output directly compatible with TTL
- N Key rollover or lockout operation
- Quad mode
- Lockout/rollover selection externally selected as option
- On chip-master/slave oscillator
- All 10 output bits available
- Fully buffered data outputs
- Output enable provided as option
- Data compliment control provided as option
- Pulse or level data ready output signal provided as an option
- Any key down output provided as an option
- Contact bounce circuit provided to eliminate contact bounce
- Static charge protection on all input/outputs
- Pin for Pin replacement for GI AY-5-3600

GENERAL DESCRIPTION

The SMC Microsystems KR3600-XX is a Keyboard Encoder containing a 3600 bit read only memory and all the logic necessary to encode single pole single throw keyboard closures into a 10 bit code.


The KR3600-XX is fabricated with a low voltage p channel technology and contains the equivalent of 5000 transistors on a monolithic chip in a 40 lead dip ceramic package.

PIN CONFIGURATION

| Function | 1 | 40 | X _c |
|-----------------|----|----|-----------------|
| Option | 2 | 39 | X ₁ |
| Option | 3 | 38 | X ₂ |
| Assignment | 4 | 37 | X ₃ |
| Option | 5 | 36 | X ₄ |
| Data Output B9 | 6 | 35 | X ₅ |
| Data Output B8 | 7 | 34 | X ₆ |
| Data Output B7 | 8 | 33 | X ₇ |
| Data Output B6 | 9 | 32 | X ₈ |
| Data Output B5 | 10 | 31 | Node Input |
| Data Output B4 | 11 | 30 | V _{cc} |
| Data Output B3 | 12 | 29 | Shift Input |
| Data Output B2 | 13 | 28 | Control Input |
| Data Output B1 | 14 | 27 | V _{gg} |
| V _{dd} | 15 | 26 | Y ₉ |
| Data Ready | 16 | 25 | Y ₈ |
| Y ₀ | 17 | 24 | Y ₇ |
| Y ₁ | 18 | 23 | Y ₆ |
| Y ₂ | 19 | 22 | Y ₅ |
| Y ₃ | 20 | 21 | Y ₄ |

PACKAGE: 40-Pin D.I.P.

BLOCK DIAGRAM



NOTE: REFER TO FIG.1 FOR OPTION PIN SELECTION.

* R1 (LOOKUP), C1 (45pF), C2 (100pF), C3 (100pF), C4 (100pF)
** C2 (300ns DELAY/OPP TIME), C3 (100ns)
*** DIODES NECESSARY FOR COMPLETE KEY ROLLOVER OPERATION.

DESCRIPTION OF OPERATION

The KR3600 contains a 3600 bit ROM, 9-stage and 10-stage ring counters, a 10 bit comparator, timing circuitry, a 90 bit memory to store the location of encoded keys for n key rollover operation, an externally controllable delay network for eliminating the effect of contact bounce, an output data buffer, and TTL/DTL/MOS compatible output drivers.

The ROM portion of the chip is a 360 by 10 bit memory arranged into four 90-word by 10-bit groups. The appropriate levels on the Shift and Control Inputs selects one of the four 90-word groups; the 90-individual word locations are addressed by the two ring counters. Thus, the ROM address is formed by combining the Shift and Control Inputs with the two ring counters.


The external outputs of the 9-stage ring counter and the external inputs to the 10-bit comparator are wired to the keyboard to form an X-Y matrix with the 90-keyboard switches as the crosspoints. In the standby conditions, when no key is depressed, the two ring counters are clocked and sequentially address the ROM, thereby scanning the key switches for key closures.

When a key is depressed, a single path is completed between one output of the 9-stage ring counter (X_0 thru X_8) and one input of the 10-bit comparator (Y_0 - Y_9). After a number of clock cycles, a condition will occur where a level on the selected path to the comparator matches a level on the corresponding comparator input from the 10-stage ring counter.

N KEY ROLLOVER – When a match occurs, and the key has not been encoded, the switch bounce delay network is enabled. If the key is still depressed at the end of the selected delay time, the code for the depressed key is transferred to the output data buffer, the data ready signal appears, a one is stored in the encoded key memory and the scan sequence is resumed. If a match occurs at another key location, the sequence is repeated thus encoding the next key. If the match occurs for an already encoded key, the match is not recognized. The code of the last key encoded remains in the output data buffer.

N KEY LOCKOUT—When a match occurs, the delay network is enabled. If the key is still depressed at the end of the selected delay time, the code for the depressed key is transferred to the output data buffer, the data ready signal appears and the remaining keys are locked out by halting the scan sequence. The scan sequence is resumed upon key release. The output data buffer stores the code of the last key encoded.

SPECIAL PATTERNS — Since the selected coding of each key and all the options are defined during the manufacture of the chip, the coding and options can be changed to fit any particular application of the keyboard. Up to 360 codes of up to 10 bits can be programmed into the KR3600 ROM covering most popular codes such as ASCII, EBCDIC, Selectric, etc., as well as many specialized codes.



MAXIMUM GUARANTEED RATINGS*

| | | |
|---------------------------------------|-------|-----------------|
| Operating Temperature Range | | 0°C to +70°C |
| Storage Temperature Range | | -55°C to +150°C |
| Lead Temperature (soldering, 10 sec.) | | +325°C |
| Positive Voltage on any Pin, V_{CC} | | +0.3 V |
| Negative Voltage on any Pin, V_{CC} | | -25 V |

*Stresses above those listed may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicated in the operational sections of this specification is not implied.

ELECTRICAL CHARACTERISTICS

($T_A = 0^\circ\text{C}$ to 70°C , $V_{CC} = +5\text{V} \pm 5\%$, $V_{GG} = -12\text{V} \pm 1.0\text{V}$, $V_{DD} = \text{GND}$, unless otherwise noted)


| Characteristics | Min | Typ** | Max | Units | Conditions |
|--|--|--|---|--------------------------------|---|
| Clock Frequency | 10 | 50 | 100 | KHz | See Block diagram footnote* for typical R-C values |
| External Clock Width | 7 | — | — | μs | |
| Data & Clock Input (Shift, Control, Compliment Control, Lockout/Rollover, Chip Enable & External Clock) Logic "0" Level Logic "1" Level Shift & Control Input Current | V_{GG} $V_{CC}-1.5$ | — — | $+0.8$ $V_{CC}+0.3$ | V V | |
| X Output (X_0-X_8) Logic "1" Output Current | 75 | 150 | 220 | μA | $V_{IN} = +5\text{V}$ |
| Logic "0" Output Current | 40 600 900 1500 3000 | 250 1300 2000 2000 10,000 | 500 4000 6500 14,000 23,000 | μA μA μA μA μA | $V_{OUT} = V_{CC}$ (See Note 2) $V_{OUT} = V_{CC}-1.3\text{V}$ $V_{OUT} = V_{CC}-2.0\text{V}$ $V_{OUT} = V_{CC}-5\text{V}$ $V_{OUT} = V_{CC}-10\text{V}$ $V_{OUT} = V_{CC}$ $V_{OUT} = V_{CC}-1.3\text{V}$ $V_{OUT} = V_{CC}-2.0\text{V}$ $V_{OUT} = V_{CC}-5\text{V}$ $V_{OUT} = V_{CC}-10\text{V}$ |
| Y Input (Y_0-Y_9) Trip Level Hysteresis Selected Y Input Current | $V_{CC}-5$ 0.5 18 14 13 5 | $V_{CC}-3$ 0.9 100 80 50 40 | $V_{CC}-2$ 1.4 170 150 130 110 | V V μA μA μA μA | Y Input Going Positive (See Note 2) (See Note 1) $V_{IN} = V_{CC}$ $V_{IN} = V_{CC}-1.3\text{V}$ $V_{IN} = V_{CC}-2.0\text{V}$ $V_{IN} = V_{CC}-4.0\text{V}$ $V_{IN} = V_{CC}$ $V_{IN} = V_{CC}-1.3\text{V}$ $V_{IN} = V_{CC}-2.0\text{V}$ $V_{IN} = V_{CC}-5\text{V}$ $V_{IN} = V_{CC}-10\text{V}$ |
| Unselected Y Input Current | 9 7 6 3 — | 40 30 25 15 0.5 | 80 70 60 40 20 | μA μA μA μA μA | |
| Input Capacitance | — | 3 | 10 | pF | at 0V (All Inputs) |
| Switch Characteristics Minimum Switch Closure Contact Closure Resistance | — | — | — | — | See Timing Diagram |
| | — | — | 300 | Ω | Z_{EC} |
| | 1×10^7 | — | — | Ω | Z_{CO} |
| Strobe Delay Trip Level (Pin 31) Hysteresis Quiescent Voltage (Pin 31) | $V_{CC}-4$ 0.5 -3 | $V_{CC}-3$ 0.9 -5 | $V_{CC}-2$ 1.4 -9 | V V V | (See Note 1) With Internal Switched Resistor |
| Data Output (B1-B10), Any Key Down Output, Data Ready Logic "0" Logic "1" | — $V_{CC}-1$ $V_{CC}-2$ | — — — | 0.4 | V V V | $I_{OL} = 1.6\text{mA}$ $I_{OH} = 1.0\text{mA}$ $I_{OH} = 2.2\text{mA}$ |
| Power I_{CC} I_{GG} | — | 12 | 25 | mA | $V_{CC} = +5\text{V}$ $V_{GG} = -12\text{V}$ |
| | — | 12 | 25 | mA | |

**Typical values are at $+25^\circ\text{C}$ and nominal voltages.


NOTE

1. Hysteresis is defined as the amount of return required to unlatch an input.
2. Precharge of X outputs and Y inputs occurs during each scanned clock cycle.


TIMING DIAGRAM





"Y" INPUT STAGE FROM KEYBOARD



"X" OUTPUT STAGE TO KEYBOARD



NOTE: Output driver capable of driving one TTL load with no external resistor.
Capable of driving two TTL loads using an external 6.8KΩ resistor to V_{GG}

STROBE DELAY vs. C₂OSCILLATOR FREQUENCY vs. C₁

KR3600-STD

| XY | Normal B-12345678910 | Shift B-12345678910 | Control B-12345678910 | Shift Control B-12345678910 |
|-----------|---------------------------------|--------------------------------|----------------------------------|--|
| 00 | 1 1000111001 | < 0011111001 | 1 1000111011 | SUB 0101100001 |
| 01 | q 1000110101 | Q 1000100101 | q 1000111111 | DLE 0000001000 |
| 02 | a 1000010101 | A 1000001010 | a 0100011111 | @ 0000000101 |
| 03 | z 0101110101 | Z 0101100101 | z 0101111111 | P 0001001010 |
| 04 | HT 1001000001 | HT 1001000001 | HT 1001000001 | I 1001001010 |
| 05 | H 0001000101 | H 0001000101 | H 0001000101 | H 0001000111 |
| 06 | + 1101011001 | + 1101011001 | + 1101011001 | + 1101011011 |
| 07 | SO 0111001001 | > 0111111001 | SO 0111000001 | SO 0111000011 |
| 08 | p 0000010101 | @ 0000000101 | NUL 0000000001 | NUL 0000000001 |
| 09 | 1 1000111001 | ! 1000010101 | SOH 1000000001 | SOH 1000000001 |
| 10 | 2 0100111001 | @ 0000000101 | 2 0100111011 | ETB 1101000001 |
| 11 | w 1101101001 | W 1101010010 | w 1101111111 | A 0011100101 |
| 12 | s 1100110101 | S 1000100101 | s 1100111111 | A 0000001010 |
| 13 | x 0001110101 | X 0001100101 | x 0001111111 | Q 1000100101 |
| 14 | RS 0111000001 | RS 0111000001 | RS 0111000001 | FS 0111000001 |
| 15 | % 1010011001 | % 1010011001 | % 1010011001 | % 1010011011 |
| 16 | m 1011010101 | J 1011001001 | CR 1011000001 | CR 1011000001 |
| 17 | SI 1111000001 | SI 1111000001 | SI 1111000001 | SI 1111000011 |
| 18 | n 0111010101 | A 0111001001 | SO 0111000001 | SO 0111000001 |
| 19 | 2 0100111001 | " 0000010100 | STX 0100000001 | STX 0100000001 |
| 20 | 3 1100111001 | # 0000010001 | 3 1100111011 | NAK 1010100001 |
| 21 | e 1010010101 | E 1010000101 | e 1010011111 | DC3 1100100001 |
| 22 | d 0010010101 | D 0010000101 | d 0010011111 | B 0100000101 |
| 23 | c 1100010101 | C 1100000101 | c 1100011111 | R 0100100101 |
| 24 | - 1111100100 | - 1111100100 | - 1111100100 | - 1111100100 |
| 25 | \$ 0000010001 | \$ 0000010001 | \$ 0000010001 | \$ 0000010001 |
| 26 | L 0010000101 | L 0010000101 | L 0010000101 | L 0010000111 |
| 27 | US 1111000001 | US 1111000001 | US 1111000001 | US 1111000001 |
| 28 | 6 0101101001 | & 0100010100 | ACK 0100000001 | ACK 0100000001 |
| 29 | k 1101010101 | [1101001001 | DEL 1111111010 | DEL 1111111010 |
| 30 | 4 0010110001 | \$ 0000010001 | 4 0010110001 | DC4 0010100001 |
| 31 | r 0100110101 | R 0001000101 | r 0001011111 | ENQ 1010000001 |
| 32 | f 0100010101 | F 0100000101 | f 0100011111 | C 1100000101 |
| 33 | SP 0000001000 | SP 0000001000 | SP 0000001000 | SP 0000001000 |
| 34 | CAN 0000100000 | (0000101000 | CAN 0000100000 | BS 0001000000 |
| 35 | CR 1011000001 | CR 1011000001 | CR 1011000001 | M 1011000101 |
| 36 | [1101111101 | [1101111101 | [1101111111 | K 1101000101 |
| 37 | VT 1101000000 | VT 1101000000 | VT 1101000000 | VT 1101000010 |
| 38 | 7 1101110101 | ' 1100011001 | BEL 1100000001 | BEL 1100000001 |
| 39 | " 0000010001 | " 0000010001 | " 0000010001 | " 0000010001 |
| 40 | 5 1010111001 | % 1010011001 | 5 1010110011 | STX 0100000001 |
| 41 | 1 0010101001 | T 0010000101 | t 0010100001 | EOT 0010000001 |
| 42 | g 1100001001 | g 1100000001 | G 1100011111 | D 0010000101 |
| 43 | v 0101010001 | V 0100100001 | v 0100100001 | S 1100010001 |
| 44 | ETX 1100000001 | ETX 1100000001 | ETX 1100000001 | ETX 1100000001 |
| 45 |] 1011111101 |] 1011111101 |] 1011111111 | N 0110000101 |
| 46 | ? 1111110001 | ? 1111110001 | ? 1111110001 | [1101000001 |
| 47 | - 1011011001 | - 1011110001 | - 1011010001 | - 1011010011 |
| 48 |) 1001010001 |) 1001010001 |) 1001010001 |) 1001010011 |
| 49 | SP 0000001000 | SP 0000001000 | SP 0000001000 | SP 0000001000 |
| 50 | 6 0101101001 | > 0111110001 | 6 0101101011 | SOH 1000000001 |
| 51 | y 1001101001 | Y 1001000101 | y 1001111111 | DC1 1000100001 |
| 52 | h 0001001001 | H 0000000101 | h 0001000001 | E 1010000101 |
| 53 | b 0100001001 | B 0100000001 | b 0100000001 | T 0010100001 |
| 54 | : 0101110001 | : 0101010001 | : 0101110001 | SYN 0110000001 |
| 55 | > 0111110001 | > 0111110001 | > 0111110001 | Z 0101000101 |
| 56 | : 1101110001 | + 1101010001 | : 1101110001 | Y 0101000101 |
| 57 | NUL 0000000001 | NUL 0000000001 | NUL 0000000001 | NUL 0000000001 |
| 58 | * 0101010001 | * 0101010001 | * 0101010001 | * 0101010001 |
| 59 | ! 1000010001 | ! 1000010001 | ! 1000010001 | ! 1000010001 |
| 60 | 7 1101110001 | & 0100010001 | 7 1101000001 | ETX 1100000001 |
| 61 | u 1010100001 | U 1010000001 | u 1010111111 | BEL 1100000001 |
| 62 | j 0101000001 | J 0100000001 | j 0101000001 | F 0100000001 |
| 63 | n 0110000001 | N 0110000001 | n 0110000001 | U 0101000001 |
| 64 | = 1011111000 | = 1011111000 | = 1011111000 | = 1011111000 |
| 65 | < 0011111001 | < 0011111001 | < 0011111001 | W 1101000101 |
| 66 | p 0000010101 | P 0000010001 | p 0000011111 | J 0101000001 |
| 67 | o 0000010001 | o 0000010001 | o 0000010001 | DC2 0100000001 |
| 68 | & 0100010001 | & 0100010001 | & 0100010001 | & 0100010001 |
| 69 | # 1100000001 | # 1100000001 | # 1100000001 | # 1100000001 |
| 70 | 8 0000000001 | 8 0000000001 | 8 0000000001 | ESC 1101100001 |
| 71 | i 1001000001 | I 1000000001 | i 1001000001 | ACK 0100000001 |
| 72 | k 1010100001 | K 1100000001 | k 1010100001 | G 1110000001 |
| 73 | m 1010000001 | M 1010000001 | m 1010000001 | V 0110000001 |
| 74 | / 1110110001 | ? 1111110001 | / 1110110001 | ' 1110011001 |
| 75 | ' 1100011001 | " 0000010001 | ' 1100000001 | " 0000000001 |
| 76 | LF 0101000000 | LF 0101000000 | LF 0101000000 | GS 1011100000 |
| 77 | = 1011111001 | + 1101000001 | = 1011111001 | + 1101000001 |
| 78 | FF 0010000001 | < 0011110001 | FF 0010000001 | FF 0010000001 |
| 79 | (0001000001 | (0001000001 | (0001000001 | (0001000001 |
| 80 | 9 1001110001 | 9 0000000001 | 9 1001110001 | EM 1001000001 |
| 81 | o 1110100001 | O 1110000001 | o 1110100001 | J 1011000001 |
| 82 | I 0010100001 | L 0010000001 | I 0010100001 | X 0011000001 |
| 83 | . 0010100001 | . 0010000001 | . 0010100001 | . 0011000001 |
| 84 | . 0110000001 | . 0110000001 | . 0110000001 | . 0110000001 |
| 85 | ; 1101110001 | ; 0101110001 | ; 1101110001 | ; 0101110001 |
| 86 | : 1010100001 | : 1010000001 | : 1010100001 | : 1010000001 |
| 87 | - 1010100001 | - 1110100001 | - 1010100001 | - 1111000001 |
| 88 | 0 0000010001 | 0 0000010001 | 0 0000010001 | 0 0000010001 |
| 89 | 9 1001110001 |) 1001010001 | HT 1001000001 | HT 1001000001 |

Options:

Internal oscillator (pins 1, 2, 3)

Any key down (pin 4) positive output

N key rollover only

Pulse data ready signal

Internal resistor to VDD on shift and control pins

KR3600-STD outputs provides ASC II bits 1-6 on B1-B6, and bit 7 on B8

KR 3600-ST

| XY | Normal B-123456789 | Shift B-123456789 | Control B-123456789 | Shift/Control B-123456789 |
|----|-----------------------|----------------------|------------------------|------------------------------|
| 00 | \ 000001101 | ~ 011111101 | NUL 000000001 | RS 011110001 |
| 01 | = 101111010 | + 110101001 | GS 101110001 | VT 110100010 |
| 02 | DC3 110010010 | DC3 110010010 | DC3 110010010 | DC3 110010010 |
| 03 | - 101101001 | - 111101010 | CR 101100010 | US 111100010 |
| 04 | BS 0000100010 | BS 0000100010 | BS 0000100010 | BS 0000100010 |
| 05 | 0 000011001 | 0 000011001 | 0 000011001 | 0 000011001 |
| 06 | • 011101001 | • 011101001 | • 011101001 | • 011101001 |
| 07 | 000000000 | 000000000 | 000000000 | 000000000 |
| 08 | 000000000 | 000000000 | 000000000 | 000000000 |
| 09 | 000000000 | 000000000 | 000000000 | 000000000 |
| 10 | / 111101010 | ? 111111001 | ST 111100001 | US 111100010 |
| 11 | • 011101001 | > 011110101 | SO 011100010 | RS 011110001 |
| 12 | ? 001101010 | < 001110101 | FF 001100001 | FS 001110010 |
| 13 | R 101101110 | M 101100101 | CR 101100010 | CR 101100010 |
| 14 | P 011101110 | N 011100101 | SO 011100010 | SO 011100010 |
| 15 | b 010001110 | B 010000101 | STX 010000010 | STX 010000010 |
| 16 | v 011011110 | V 011010101 | SYN 001010010 | SYN 001010010 |
| 17 | c 110001101 | C 110000110 | ETX 110000001 | ETX 110000001 |
| 18 | x 000111001 | X 000110110 | CAN 000110001 | CAN 000110001 |
| 19 | z 010111110 | Z 010101010 | SUB 010110010 | SUB 010110010 |
| 20 | LF 010100001 | LF 010100001 | LF 010100001 | LF 010100001 |
| 21 | \ 001110101 | : 001111110 | FS 001110010 | FS 001110010 |
| 22 | DEL 111111110 | DEL 111111110 | DEL 111111110 | DEL 111111110 |
| 23 | [110110110 |] 101101010 | ESC 110110001 | GS 101110001 |
| 24 | 7 111011010 | 7 111011010 | 7 111011010 | 7 111011010 |
| 25 | 8 000111010 | 8 000111010 | 8 000111010 | 8 000111010 |
| 26 | 9 100111001 | 9 100111001 | 9 100111001 | 9 100111001 |
| 27 | 000000000 | 000000000 | 000000000 | 000000000 |
| 28 | 000000000 | 000000000 | 000000000 | 000000000 |
| 29 | 000000000 | 000000000 | 000000000 | 000000000 |
| 30 | : 110111010 | : 010110001 | ESC 110110001 | SUB 010110010 |
| 31 | I 001101101 | L 001100110 | FF 001100001 | FF 001100001 |
| 32 | k 110101110 | K 110100101 | VT 110100010 | VT 110100010 |
| 33 | j 010101101 | J 010100101 | LF 010100001 | LF 010100001 |
| 34 | h 000101110 | H 000100101 | BS 000100010 | BS 000100010 |
| 35 | g 111000110 | G 111000101 | BEL 111000010 | BEL 111000010 |
| 36 | f 011000101 | F 011000110 | ACK 011000001 | ACK 011000001 |
| 37 | d 001000110 | D 001000101 | EOT 001000010 | EOT 001000010 |
| 38 | s 110011110 | S 110010101 | DC3 110010010 | DC3 110010010 |
| 39 | a 100000110 | A 1000000101 | SOH 100000010 | SOH 100000010 |
| 40 | 000000000 | 000000000 | 000000000 | 000000000 |
| 41 | 110111010 | 101111010 | ESC 110110001 | GS 101110001 |
| 42 | GR 101100010 | GR 101100010 | GR 101100010 | GR 101100010 |
| 43 | 1 111001001 | " 000010001 | BEL 111000010 | STX 010000010 |
| 44 | 4 0010101010 | 4 0010101010 | 4 0010101010 | 4 0010101010 |
| 45 | 5 010101001 | 5 101010001 | 5 101011001 | 5 101011001 |
| 46 | 6 011011001 | 6 011010001 | 6 011011001 | 6 011011001 |
| 47 | 000000000 | 000000000 | 000000000 | 000000000 |
| 48 | 000000000 | 000000000 | 000000000 | 000000000 |
| 49 | 000000000 | 000000000 | 000000000 | 000000000 |
| 50 | p 000001110 | P 0000010010 | DEL 0000010010 | DEL 0000010010 |
| 51 | o 111011010 | O 111010010 | SI 111000001 | SI 111000001 |
| 52 | i 100101101 | t 100100110 | HT 100100001 | HT 100100001 |
| 53 | u 101011110 | U 101010101 | NAK 101010010 | NAK 101010010 |
| 54 | y 100111110 | Y 100110101 | EM 100110010 | EM 100110010 |
| 55 | t 001011101 | T 001010110 | DC4 001010001 | DC4 001010001 |
| 56 | r 010011101 | R 010010110 | DC2 010010001 | DC2 010010001 |
| 57 | e 101001101 | E 101000110 | ENQ 101000001 | ENQ 101000001 |
| 58 | w 111011101 | W 111010110 | ETB 111010001 | ETB 111010001 |
| 59 | q 100011101 | Q 100010110 | DC1 100010001 | DC1 100010001 |
| 60 | 000000000 | 000000000 | 000000000 | 000000000 |
| 61 | 000000000 | 000000000 | 000000000 | 000000000 |
| 62 | DC2 010010001 | DC2 010010001 | DC2 010010001 | DC2 010010001 |
| 63 | 000000000 | 000000000 | 000000000 | 000000000 |
| 64 | 1 100011010 | 1 100010110 | 1 100011010 | 1 100011010 |
| 65 | 2 010011010 | 2 010010110 | 2 010011010 | 2 010011010 |
| 66 | 3 110011001 | 3 110010001 | 3 110011001 | 3 110011001 |
| 67 | 000000000 | 000000000 | 000000000 | 000000000 |
| 68 | 000000000 | 000000000 | 000000000 | 000000000 |
| 69 | 000000000 | 000000000 | 000000000 | 000000000 |
| 70 | 0 0001001001 |) 100101010 | DLE 0000010010 | HT 100100001 |
| 71 | 9 100111001 | (0001001001 | EM 0010001001 | BS 0001000010 |
| 72 | 8 000111010 | - 010101010 | CAN 000110001 | LF 010100001 |
| 73 | 7 111011010 | & 011001010 | ETB 111010001 | ACK 011000001 |
| 74 | 6 011010001 | ^ 011101010 | SYN 011010010 | RS 011110001 |
| 75 | 5 101010001 | % 101001010 | NAK 101010010 | ENQ 101000001 |
| 76 | 4 001001010 | \$ 0010001001 | DCA 001000001 | EOT 0010000010 |
| 77 | 3 110011001 | # 110001010 | DC3 110010010 | ETX 110000001 |
| 78 | 2 010011010 | @ 0000000110 | DC2 010010001 | NUL 000000001 |
| 79 | 1 100011010 | ! 100001001 | DC1 100010001 | SOH 100000010 |
| 80 | 000000000 | 000000000 | 000000000 | 000000000 |
| 81 | 000000000 | 000000000 | 000000000 | 000000000 |
| 82 | 000000000 | 000000000 | 000000000 | 000000000 |
| 83 | 000000000 | 000000000 | 000000000 | 000000000 |
| 84 | 000000000 | 000000000 | 000000000 | 000000000 |
| 85 | SP 0000001010 | SP 0000001010 | NUL 000000001 | NUL 000000001 |
| 86 | 000000000 | 000000000 | 000000000 | 000000000 |
| 87 | DC1 100010001 | DC1 100010001 | DC1 100010001 | DC1 100010001 |
| 88 | HT 100100001 | HT 100100001 | HT 100100001 | HT 100100001 |
| 89 | ESC 110110001 | ESC 110110001 | ESC 110110001 | ESC 110110001 |

Options: Pin 1, 2, 3—Internal oscillator
 Pin 4—Lockout (logic 1), rollover (logic 0)
 Pin 5—Any key down output

All outputs complemented
 Level data ready

KR 3600-PRO

| XY | Normal | Shift | Control | Shift/Control |
|-----------|---------------|--------------|----------------|----------------------|
| 00 | 00000000 | 001000000 | 010000000 | 011000000 |
| 01 | 00000001 | 001000001 | 010000001 | 011000001 |
| 02 | 00000010 | 001000010 | 010000010 | 011000010 |
| 03 | 00000011 | 001000011 | 010000011 | 011000011 |
| 04 | 00000100 | 001000100 | 010000100 | 011000100 |
| 05 | 00000101 | 001000101 | 010000101 | 011000101 |
| 06 | 00000110 | 001000110 | 010000110 | 011000110 |
| 07 | 00000111 | 001000111 | 010000111 | 011000111 |
| 08 | 000001000 | 001001000 | 010001000 | 011001000 |
| 09 | 000001001 | 001001001 | 010001001 | 011001001 |
| 10 | 000001010 | 001001010 | 010001010 | 011001010 |
| 11 | 000001011 | 001001011 | 010001011 | 011001011 |
| 12 | 000001100 | 001001100 | 010001100 | 011001100 |
| 13 | 000001101 | 001001101 | 010001101 | 011001101 |
| 14 | 000001110 | 001001110 | 010001110 | 011001110 |
| 15 | 000001111 | 001001111 | 010001111 | 011001111 |
| 16 | 0000010000 | 001010000 | 010010000 | 011010000 |
| 17 | 0000010001 | 001010001 | 010010001 | 011010001 |
| 18 | 0000010010 | 001010010 | 010010010 | 011010010 |
| 19 | 0000010011 | 001010011 | 010010011 | 011010011 |
| 20 | 0000010100 | 001010100 | 010010100 | 011010100 |
| 21 | 0000010101 | 001010101 | 010010101 | 011010101 |
| 22 | 0000010110 | 001010110 | 010010110 | 011010110 |
| 23 | 0000010111 | 001010111 | 010010111 | 011010111 |
| 24 | 0000011000 | 0010101000 | 010011000 | 011011000 |
| 25 | 0000011001 | 0010101001 | 010011001 | 011011001 |
| 26 | 0000011010 | 0010101010 | 010011010 | 011011010 |
| 27 | 0000011011 | 0010101011 | 010011011 | 011011011 |
| 28 | 0000011100 | 0010101100 | 010011100 | 011011100 |
| 29 | 0000011101 | 0010101101 | 010011101 | 011011101 |
| 30 | 0000011110 | 0010101110 | 010011110 | 011011110 |
| 31 | 0000011111 | 0010101111 | 010011111 | 011011111 |
| 32 | 0000100000 | 001100000 | 010000000 | 011000000 |
| 33 | 0000100001 | 001100001 | 010000001 | 011000001 |
| 34 | 0000100010 | 001100010 | 010000010 | 011000010 |
| 35 | 0000100011 | 001100011 | 010000011 | 011000011 |
| 36 | 0000100100 | 001100100 | 010000100 | 011000100 |
| 37 | 0001001001 | 001100101 | 010000101 | 011000101 |
| 38 | 0001001010 | 001100110 | 010000110 | 011000110 |
| 39 | 0001001011 | 001100111 | 010000111 | 011000111 |
| 40 | 0001001000 | 001101000 | 010001000 | 011001000 |
| 41 | 0001001001 | 001101001 | 010001001 | 011001001 |
| 42 | 0001001010 | 001101010 | 010001010 | 011001010 |
| 43 | 0001001011 | 001101011 | 010001011 | 011001011 |
| 44 | 0001001100 | 001101100 | 010001100 | 011001100 |
| 45 | 0001001101 | 001101101 | 010001101 | 011001101 |
| 46 | 0001001110 | 001101110 | 010001110 | 011001110 |
| 47 | 0001011111 | 001101111 | 010010111 | 011010111 |
| 48 | 0001100000 | 001110000 | 010000000 | 011000000 |
| 49 | 0001100001 | 001110001 | 010000001 | 011000001 |
| 50 | 0001100010 | 001110010 | 010000010 | 011000010 |
| 51 | 0001100011 | 001110011 | 010000011 | 011000011 |
| 52 | 0001100100 | 001110100 | 010000100 | 011000100 |
| 53 | 0001100101 | 001110101 | 010000101 | 011000101 |
| 54 | 0001100110 | 001110110 | 010000110 | 011000110 |
| 55 | 0001100111 | 001110111 | 010000111 | 011000111 |
| 56 | 0001110000 | 001111000 | 010000000 | 011000000 |
| 57 | 0001110001 | 001111001 | 010000001 | 011000001 |
| 58 | 0001110010 | 001111010 | 010000010 | 011000010 |
| 59 | 0001110011 | 001111011 | 010000011 | 011000011 |
| 60 | 0001111000 | 001111100 | 010000100 | 011000100 |
| 61 | 0001111001 | 001111101 | 010000101 | 011000101 |
| 62 | 0001111000 | 001111100 | 010000110 | 011000110 |
| 63 | 0001111111 | 001111111 | 010000000 | 011000000 |
| 64 | 1000000000 | 1010000000 | 1100000000 | 1110000000 |
| 65 | 1000000001 | 1010000001 | 1100000001 | 1110000001 |
| 66 | 1000000010 | 1010000010 | 1100000010 | 1110000010 |
| 67 | 1000000011 | 1010000011 | 1100000011 | 1110000011 |
| 68 | 1000000100 | 1010000100 | 1100000100 | 1110000100 |
| 69 | 1000000101 | 1010000101 | 1100000101 | 1110000101 |
| 70 | 1000000110 | 1010000110 | 1100000110 | 1110000110 |
| 71 | 1000000111 | 1010000111 | 1100000111 | 1110000111 |
| 72 | 1000001000 | 1010001000 | 1100001000 | 1110001000 |
| 73 | 1000001001 | 1010001001 | 1100001001 | 1110001001 |
| 74 | 1000001010 | 1010001010 | 1100001010 | 1110001010 |
| 75 | 1000001011 | 1010001011 | 1100001011 | 1110001011 |
| 76 | 1000001100 | 1010001100 | 1100001100 | 1110001100 |
| 77 | 1000001101 | 1010001101 | 1100001101 | 1110001101 |
| 78 | 1000001110 | 1010001110 | 1100001110 | 1110001110 |
| 79 | 1000001111 | 1010001111 | 1100001111 | 1110001111 |
| 80 | 1000010000 | 1010010000 | 1100000000 | 1110000000 |
| 81 | 1000010001 | 1010010001 | 1100000001 | 1110000001 |
| 82 | 1000010010 | 1010010010 | 1100000010 | 1110000010 |
| 83 | 1000010011 | 1010010011 | 1100000011 | 1110000011 |
| 84 | 1000010100 | 1010010100 | 1100000100 | 1110000100 |
| 85 | 1000010101 | 1010010101 | 1100000101 | 1110000101 |
| 86 | 1000010110 | 1010010110 | 1100000110 | 1110000110 |
| 87 | 1000010111 | 1010010111 | 1100000111 | 1110000111 |
| 88 | 1000011000 | 1010011000 | 1100000000 | 1110000000 |
| 89 | 1000011001 | 1010011001 | 1100000001 | 1110000001 |

Options:
 Internal oscillator (pins 1, 2, 3),
 Lockout/rollover (pin 4), with internal resistor to VDD
 Lockout is logic 1

Any key down (pin 5), positive output
 Pulse data ready
 Internal resistor to VDD on shift & control pins

DESCRIPTION

The KR 3600 PRO is a MOS/LSI device intended to simplify the interface of a microprocessor to a keyboard matrix. Like the other KR 3600 parts, the KR 3600 PRO contains all of the logic to de-bounce and encode keyswitch closures, while providing either a 2-key or N-key rollover.

The output of the KR 3600 PRO is a simple binary code which may be converted to a standard information code by a PROM or directly by a microprocessor. This permits a user maximum flexibility of key layout with simple field programming.

The code in the KR 3600 is shown in Table I. The format is simple: output bits 9, 8, 7, 6, 5, 4 and 1 are a binary sequence. The count starts at X0, Y0 and increments through X0Y1, X0Y2...X8Y9. Bit 9 is the LSB; bit 1 is the MSB.

Bits 2 and 3 indicate the mode as follows:


| Bit 2 | Bit 3 | |
|-------|-------|---------------|
| 0 | 0 | Normal |
| 0 | 1 | Shift |
| 1 | 0 | Control |
| 1 | 1 | Shift Control |

For maximum ease of use and flexibility, an internal scanning oscillator is used, with pin selection of N-key lockout (also known as 2-key rollover) and N-key rollover. An "any-key-down" output is provided for such uses as repeat oscillator keying.


Figure 1 shows a PROM-encoded 64 key, 4 mode application, using a 256x8 PROM, and Figure 2 a full 90 key, 4 mode application, utilizing a 512x8 PROM.

If N-key rollover operation is desired, it is recommended that a diode be inserted in series with each switch as shown. This prevents "phantom" key closures from resulting if three or more keys are depressed simultaneously.

**FIGURE 1
KR 3600 PRO TYPICAL APPLICATION
64 KEY, 4 MODE**



**FIGURE 2
KR 3600 PRO TYPICAL APPLICATION
90 KEY, 4 MODE**



**STANDARD MICROSYSTEMS
CORPORATION**

35 Merritt Blvd., Norwalk, CT 06856
(203) 273-3100 TWX: 510-227-8898

Circuit diagrams utilizing SMC products are included as a means of illustrating typical semiconductor applications; consequently complete information sufficient for construction purposes is not necessarily given. The information has been carefully checked and is believed to be entirely reliable. However, no responsibility is assumed for inaccuracies. Furthermore, such information does not convey to the purchaser of the semiconductor devices described any license under the patent rights of SMC or others. SMC reserves the right to make changes at any time in order to improve design and supply the best product possible.