32-bit Proprietary Microcontroller

CMOS

FR60Lite MB91260B Series

MB91263B/MB91F264B

■ DESCRIPTION

The MB91260B series is a 32-bit RISC microcontroller designed by Fujitsu for embedded control applications which require high-speed processing.
The CPU is used the FR family and the compatibility of FR60Lite.

■ FEATURES

- FR60Lite CPU
  - 32-bit RISC, load/store architecture with a five-stage pipeline
  - Maximum operating frequency : 33 MHz (oscillation frequency 4.192 MHz, oscillation frequency 8-multiplier (PLL clock multiplication method)
  - 16-bit fixed length instructions (basic instructions)
  - Execution speed of instructions : 1 instruction per cycle
  - Memory-to-memory transfer, bit handling, barrel shift instructions, etc : Instructions suitable for embedded applications
  - Function entry/exit instructions, multiple-register load/store instructions : Instructions adapted for C-language

(Continued)

■ PACKAGES

| 100-pin plastic QFP	100-pin plastic LQFP
(FTP-100P-M06)	(FTP-100P-M05)

FUJITSU

(Continued)
- Register interlock function : Facilitates coding in assembler.
- Built-in multiplier with instruction-level support
  - 32 bit multiplication with sign : 5 cycles
  - 16 bit multiplication with sign : 3 cycles
- Interrupt (PC, PS save) : 6 cycles, 16 priority levels
- Harvard architecture allowing program access and data access to be executed simultaneously
- FR family instruction compatible
- Internal peripheral functions
  - Capacity of internal ROM and ROM type
    MASK ROM : 128 KB (MB91263B)
    FLASH ROM : 256 KB (MB91F264B)
  - Capacity of internal RAM : 8 KB
  - A/D converter (sequential comparison type)
  - Resolution : 10 bits : 2 ch × 2 units, 8 ch × 1 unit
  - Conversion time : 1.2 μs (Minimum conversion time system clock at 33 MHz)
                       1.35 μs (Minimum conversion time system clock at 20 MHz)
  - External interrupt input : 10 ch
  - Bit search module (for REALOS)
    Function for searching the MSB in each word for the first 1-to-0 inverted bit position
  - UART (Full-duplex double buffer) : 3 ch
    Selectable parity On/Off
    Asynchronous (start-stop synchronized) or clock-synchronous communications selectable
    Internal timer for dedicated baud rate (U-Timer) on each channel
    External clock can be used as transfer clock
    Error detection function for parity, frame and overrun errors
  - 8/16-bit PPG timer : 16 ch (at 8-bit) / 8 ch (at 16-bit)
  - Reload timer : 3 ch (with cascade mode, without output of reload timer 0)
  - Free-run timer : 1 ch
  - PWC timer : 2 ch
  - Input capture : 4 ch (interface with free-run timer)
  - Output compare : 6 ch (interface with free-run timer)
  - Waveform generator
    Various waveforms which are generated by using output compare, 16-bit PPG timer 0 and 16-bit dead timer
  - SUM of products macro (simple DSP)
    RAM : instruction RAM   256 × 16-bit
    XRAM   64 × 16-bit
    YRAM   64 × 16-bit
    Execution of 1 cycle product addition (16-bit × 16-bit + 40 bits)
    Operation results are extracted rounded from 40 to 16 bits
  - DMAC (DMA Controller) : 5 ch
    Operation of transfer and activation by internal peripheral interrupts and software
  - Watchdog timer
  - Low Power Consumption Mode
    Sleep/stop function
  - Package : QFP-100, LQFP-100
  - Technology : CMOS 0.35 μm
 - Power supply : 1-power supply [Vcc = 4.0 V to 5.5 V]

■ **PIN ASSIGNMENT**

(TOP VIEW)

Pin	Signal
1	P23/SIN1
2	P24/SOT1
3	P25/SCK1
4	P26/INT6
5	P27/INT7
6	P50
7	P51/TIN0
8	P52/TIN1
9	P53/TIN2
10	P54/INT0
11	P55/INT1
12	P56/INT2
13	P57/INT3
14	PG0/CKI/INT4
15	PG1/PPG0/INT5
16	PG2
17	Vcc
18	Vss
19	C
20	PG3/SIN2
21	PG4/SOT2
22	PG5/SCK2
23	P40
24	P41
25	P42
26	P43
27	P44
28	P45
29	P46
30	P47

Top pins (100–81):
Pin	Signal
100	P22/SCK0
99	P21/SOT0
98	P20/SIN0
97	P17
96	P16/PPG15
95	X0
94	X1
93	Vss
92	Vcc
91	P15/PPG14
90	P14/PPG13
89	P13/PPG12
88	P12/PPG11
87	P11/PPG10
86	P10/PPG9
85	P07/PPG8
84	P06/PPG7
83	P05/PPG6
82	P04/PPG5
81	P03/PPG4

Right pins (80–51):
Pin	Signal
80	P02/PPG3
79	P01/PPG2
78	P00/PPG1
77	INIT
76	MD0
75	MD1
74	MD2
73	NMI
72	P77/ADTG2
71	P76/ADTG1
70	P75/ADTG0
69	P74/PWI1
68	Vss
67	Vcc
66	P73/PWI0
65	P72/DTTI
64	P71/TOT2
63	P70/TOT1
62	P63/INT9
61	P62/INT8
60	P61/IC3
59	P60/IC2
58	P37/IC1
57	P36/IC0
56	P35/RTO5
55	P34/RTO4
54	P33/RTO3
53	P32/RTO2
52	P31/RTO1
51	P30/RTO0

Bottom pins (31–50):
Pin	Signal
31	PE1/AN11
32	PE0/AN10
33	AVRH2
34	ACC
35	AVcc
36	AVRH1
37	AVss
38	PD1/AN9
39	PD0/AN8
40	AVRH0
41	PC7/AN7
42	PC6/AN6
43	PC5/AN5
44	PC4/AN4
45	PC3/AN3
46	PC2/AN2
47	PC1/AN1
48	PC0/AN0
49	Vcc
50	Vss

(FPT-100-M06)

(Continued)

3

MB91260B Series

(TOP VIEW)

Left side pins (1-25):
- P25/SCK1 — 1
- P26/INT6 — 2
- P27/INT7 — 3
- P50 — 4
- P51/TIN0 — 5
- P52/TIN1 — 6
- P53/TIN2 — 7
- P54/INT0 — 8
- P55/INT1 — 9
- P56/INT2 — 10
- P57/INT3 — 11
- PG0/CKI/INT4 — 12
- PG1/PPG0/INT5 — 13
- PG2 — 14
- Vcc — 15
- Vss — 16
- C — 17
- PG3/SIN2 — 18
- PG4/SOT2 — 19
- PG5/SCK2 — 20
- P40 — 21
- P41 — 22
- P42 — 23
- P43 — 24
- P44 — 25

Top side pins (100-76):
- P24/SOT1 — 100
- P23/SIN1 — 99
- P22/SCK0 — 98
- P21/SOT0 — 97
- P20/SIN0 — 96
- P17 — 95
- P16/PPG15 — 94
- X0 — 93
- X1 — 92
- Vss — 91
- Vcc — 90
- P15/PPG14 — 89
- P14/PPG13 — 88
- P13/PPG12 — 87
- P12/PPG11 — 86
- P11/PPG10 — 85
- P10/PPG9 — 84
- P07/PPG8 — 83
- P06/PPG7 — 82
- P05/PPG6 — 81
- P04/PPG5 — 80
- P03/PPG4 — 79
- P02/PPG3 — 78
- P01/PPG2 — 77
- P00/PPG1 — 76

Right side pins (75-51):
- 75 — INIT
- 74 — MD0
- 73 — MD1
- 72 — MD2
- 71 — NMI
- 70 — P77/ADTG2
- 69 — P76/ADTG1
- 68 — P75/ADTG0
- 67 — P74/PWI1
- 66 — Vss
- 65 — Vcc
- 64 — P73/PWI0
- 63 — P72/DTTI
- 62 — P71/TOT2
- 61 — P70/TOT1
- 60 — P63/INT9
- 59 — P62/INT8
- 58 — P61/IC3
- 57 — P60/IC2
- 56 — P37/IC1
- 55 — P36/IC0
- 54 — P35/RTO5
- 53 — P34/RTO4
- 52 — P33/RTO3
- 51 — P32/RTO2

Bottom side pins (26-50):
- P45 — 26
- P46 — 27
- P47 — 28
- PE1/AN11 — 29
- PE0/AN10 — 30
- AVRH2 — 31
- ACC — 32
- AVcc — 33
- AVRH1 — 34
- AVss — 35
- PD1/AN9 — 36
- PD0/AN8 — 37
- AVRH0 — 38
- PC7/AN7 — 39
- PC6/AN6 — 40
- PC5/AN5 — 41
- PC4/AN4 — 42
- PC3/AN3 — 43
- PC2/AN2 — 44
- PC1/AN1 — 45
- PC0/AN0 — 46
- Vcc — 47
- Vss — 48
- P30/RTO0 — 49
- P31/RTO1 — 50

(FPT-100-M05)

4

■ PIN DESCRIPTION

Pin no.		Pin name	Circuit type	Description
QFP	LQFP			
1	99	SIN1	D	UART1 data input terminal. When use the terminal as data input of UART1, set the corresponding data direction resister (DDR) to input.
		P23		General purpose input/output port. This function is always valid.
2	100	SOT1	D	UART1 data output terminal. This function becomes valid when data output of UART1 is set to enabled.
		P24		General purpose input/output port. This function becomes valid when data output of UART1 is set to disabled.
3	1	SCK1	D	UART1 clock input/output terminal. This function becomes valid when clock input/output is set to enabled.
		P25		General purpose input/output port. This function becomes valid when clock input/output is set to disabled.
4	2	INT6	E	External interrupt input terminal. When use the terminal as external interrupt input, set the corresponding data direction resister (DDR) to input.
		P26		General purpose input/output port. This function is always valid.
5	3	INT7	E	External interrupt input terminal. When use the terminal as external interrupt input, set the corresponding data direction resister (DDR) to input.
		P27		General purpose input/output port. This function is always valid.
6	4	P50	C	General purpose input/output port.
7	5	TIN0	C	External trigger input terminal of reload timer 0. When use the terminal as trigger input, set the corresponding data direction resister (DDR) to input.
		P51		General purpose input/output port. This function is always valid.
8	6	TIN1	C	External trigger input terminal of reload timer 1. When use the terminal as external trigger input, set the corresponding data direction resister (DDR) to input.
		P52		General purpose input/output port. This function is always valid.

(Continued)

Pin no.		Pin name	Circuit type	Description
QFP	LQFP			
9	7	TIN2	C	External trigger input terminal of reload timer 2. When use the terminal as external trigger input, set the corresponding data direction resister (DDR) to input.
		P53		General purpose input/output port. This function is always valid.
10	8	INT0	E	External interrupt input terminal. When use the terminal as external interrupt input, set the corresponding data direction resister (DDR) to input.
		P54		General purpose input/output port. This function is always valid.
11	9	INT1	E	External interrupt input terminal. When use the terminal as external interrupt input, set the corresponding data direction resister (DDR) to input.
		P55		General purpose input/output port. This function is always valid.
12	10	INT2	E	External interrupt input terminal. When use the terminal as external interrupt input, set the corresponding data direction resister (DDR) to input.
		P56		General purpose input/output port. This function is always valid.
13	11	INT3	E	External interrupt input terminal. When use the terminal as external interrupt input, set the corresponding data direction resister (DDR) to input.
		P57		General purpose input/output port. This function is always valid.
14	12	CKI	E	External clock input terminal for free-run timer. When use the terminal as external clock input of free-run timer, set the corresponding data direction resister (DDR) to input.
		INT4		External interrupt input terminal. When use the terminal as external interrupt input, set the corresponding data direction resister (DDR) to input.
		PG0		General purpose input/output port. This function is always valid.

(Continued)

Pin no.		Pin name	Circuit type	Description
QFP	LQFP			
15	13	PPG0	E	Output terminal of PPG timer 0. This function becomes valid when output of PPG timer 0 is set to enabled.
		INT5		External interrupt input terminal. When use the terminal as external input, output of PPG timer 0 is set to disabled, and set the corresponding data direction resister (DDR) to input.
		PG1		General purpose input/output port. This function becomes valid when output of PPG temer 0 is set to disabled.
16	14	PG2	C	General purpose input/output port.
20	18	SIN2	D	UART2 data input terminal. When use the terminal as data input of UART2, set the corresponding data direction resister (DDR) to input.
		PG3		General purpose input/output port. This function is always valid.
21	19	SOT2	D	UART2 data output terminal. This function becomes valid when data output of UART2 is set to enabled.
		PG4		General purpose input/output port. This function becomes valid when data output of UART2 is set to disabled.
22	20	SCK2	D	UART2 clock input/output terminal. This function becomes valid when clock input/output of UART2 is set to enabled.
		PG5		General purpose input/output port. This function becomes valid when clock input/output of UART2 is set to disabled.
23	21	P40	C	General purpose input/output port.
24	22	P41	C	General purpose input/output port.
25	23	P42	C	General purpose input/output port.
26	24	P43	C	General purpose input/output port.
27	25	P44	C	General purpose input/output port.
28	26	P45	C	General purpose input/output port.
29	27	P46	C	General purpose input/output port.
30	28	P47	C	General purpose input/output port.
31	29	AN11	G	Analog input terminal of A/D converter. This function becomes valid when set the corresponding AICR2 resister to analog input.
		PE1		General purpose input/output port. This function becomes valid when set the corresponding AICR2 resister to port.

(Continued)

Pin no.		Pin name	Circuit type	Description
QFP	LQFP			
32	30	AN10	G	Analog input terminal of A/D converter. This function becomes valid when set the corresponding AICR2 resister to analog input.
		PE0		General purpose input/output port. This function becomes valid when set the corresponding AICR2 resister to port.
38	36	AN9	G	Analog input terminal of A/D converter. This function becomes valid when set the corresponding AICR1 resister to analog input.
		PD1		General purpose input/output port. This function becomes valid when set the corresponding AICR1 resister to port.
39	37	AN8	G	Analog input terminal of A/D converter. This function becomes valid when set the corresponding AICR1 resister to analog input.
		PD0		General purpose input/output port. This function becomes valid when set the corresponding AICR1 resister to port.
41	39	AN7	G	Analog input terminal of A/D converter. This function becomes valid when set the corresponding AICR0 resister to analog input.
		PC7		General purpose input/output port. This function becomes valid when set the corresponding AICR0 resister to port.
42	40	AN6	G	Analog input terminal of A/D converter. This function becomes valid when set the corresponding AICR0 resister to analog input.
		PC6		General purpose input/output port. This function becomes valid when set the corresponding AICR0 resister to port.
43	41	AN5	G	Analog input terminal of A/D converter. This function becomes valid when set the corresponding AICR0 resister to analog input.
		PC5		General purpose input/output port. This function becomes valid when set the corresponding AICR0 resister to port.
44	42	AN4	G	Analog input terminal of A/D converter. This function becomes valid when set the corresponding AICR0 resister to analog input.
		PC4		General purpose input/output port. This function becomes valid when set the corresponding AICR0 resister to port.
45	43	AN3	G	Analog input terminal of A/D converter. This function becomes valid when set the corresponding AICR0 resister to analog input.
		PC3		General purpose input/output port. This function becomes valid when set the corresponding AICR0 resister to port.

(Continued)

Pin no.		Pin name	Circuit type	Description
QFP	LQFP			
46	44	AN2	G	Analog input terminal of A/D converter. This function becomes valid when set the corresponding AICR0 resister to analog input.
		PC2		General purpose input/output port. This function becomes valid when set the corresponding AICR0 resister to port.
47	45	AN1	G	Analog input terminal of A/D converter. This function becomes valid when set the corresponding AICR0 resister to analog input.
		PC1		General purpose input/output port. This function becomes valid when set the corresponding AICR0 resister to port.
48	46	AN0	G	Analog input terminal of A/D converter. This function becomes valid when set the corresponding AICR0 resister to analog input.
		PC0		General purpose input/output port. This function becomes valid when set the corresponding AICR0 resister to port.
51	49	RTO0	J	Waveform generator output terminal of multi-function timer. This terminal outputs waveform set at the waveform generator. This function becomes valid when waveform generator output of multi-function timer is set to enabled.
		P30		General purpose input/output port. This function becomes valid when output of waveform generator is set to disabled.
52	50	RTO1	J	Waveform generator output terminal of multi-function timer. This terminal outputs waveform set at the waveform generator. This function becomes valid when waveform generator output of multi-function timer is set to enabled.
		P31		General purpose input/output port. This function becomes valid when output of waveform generator is set to disabled.
53	51	RTO2	J	Waveform generator output terminal of multi-function timer. This terminal outputs waveform set at the waveform generator. This function becomes valid when waveform generator output of multi-function timer is set to enabled.
		P32		General purpose input/output port. This function becomes valid when output of waveform generator is set to disabled.
54	52	RTO3	J	Waveform generator output terminal of multi-function timer. This terminal outputs waveform set at the waveform generator. This function becomes valid when waveform generator output of multi-function timer is set to enabled.
		P33		General purpose input/output port. This function becomes valid when output of waveform generator is set to disabled.

(Continued)

Pin no.		Pin name	Circuit type	Description
QFP	LQFP			
55	53	RTO4	J	Waveform generator output terminal of multi-function timer. This terminal outputs waveform set at the waveform generator. This function becomes valid when waveform generator output of multi-function timer is set to enabled.
		P34		General purpose input/output port. This function becomes valid when output of waveform generator is set to disabled.
56	54	RTO5	J	Waveform generator output terminal of multi-function timer. This terminal outputs waveform set at the waveform generator. This function becomes valid when waveform generator output of multi-function timer is set to enabled.
		P35		General purpose input/output port. This function becomes valid when output of waveform generator is set to disabled.
57	55	IC0	D	Trigger input terminal of input capture 0. When use the terminal as trigger input of input capture, set the corresponding data direction resister (DDR) to input.
		P36		General purpose input/output port. This function is always valid.
58	56	IC1	D	Trigger input terminal of input capture 1. When use the terminal as trigger input of input capture, set the corresponding data direction resister (DDR) to input.
		P37		General purpose input/output port. This function is always valid.
59	57	IC2	D	Trigger input terminal of input capture 2. When use the terminal as trigger input of input capture, set the corresponding data direction resister (DDR) to input.
		P60		General purpose input/output port. This function is always valid.
60	58	IC3	D	Trigger input terminal of input capture 3. When use the terminal as trigger input of input capture, set the corresponding data direction resister (DDR) to input.
		P61		General purpose input/output port. This function is always valid.
61	59	INT8	E	External interrupt input terminal. When use the terminal as external input, set the corresponding data direction resister (DDR) to input.
		P62		General purpose input/output port. This function is always valid.
62	60	INT9	E	External interrupt input terminal. When use the terminal as external input, set the corresponding data direction resister (DDR) to input.
		P63		General purpose input/output port. This function is always valid.

(Continued)

Pin no.		Pin name	Circuit type	Description
QFP	LQFP			
63	61	TOT1	C	Output terminal of reload timer 1. This function becomes valid when reload timer output is set to enabled.
		P70		General purpose input/output port. This function becomes valid when reload timer output is set to disabled.
64	62	TOT2	C	Output terminal of reload timer 2. This function becomes valid when reload timer output is set to enabled.
		P71		General purpose input/output port. This function becomes valid when reload timer output is set to disabled.
65	63	DTTI	D	Outputcontrol input terminal of waveform generator output terminal RTO0 to RTO5 of multi-function timer. This function becomes valid when DTTI input is set to enabled by waveform generator of multi-function timer.
		P72		General purpose input/output port. This function is always valid.
66	64	PWI0	D	Pulse width counter input terminal of PWC timer 0. This function becomes valid when pulse width counter input of PWC timer 0 is set to enabled.
		P73		General purpose input/output port. This function is always valid.
69	67	PWI1	D	Pulse width counter input terminal of PWC timer 1. This function becomes valid when pulse width counter input of PWC timer 1 is set to enabled.
		P74		General purpose input/output port. This function is always valid.
70	68	ADTG0	C	External trigger input terminal of A/D converter 0. When use the external trigger as activation factor of A/D convertor, set the corresponding data direction resister (DDR) to input.
		P75		General purpose input/output port. This function is always valid.
71	69	ADTG1	C	External trigger input terminal of A/D converter 1. When use the external trigger as activation factor of A/D convertor, set the corresponding data direction resister (DDR) to input.
		P76		General purpose input/output port. This function is always valid.
72	70	ADTG2	C	External trigger input terminal of A/D converter 2. When use the external trigger as activation factor of A/D convertor, set the corresponding data direction resister (DDR) to input.
		P77		General purpose input/output port. This function is always valid.
73	71	$\overline{\text{NMI}}$	H	NMI (Non Maskable Interrupt) input terminal.

(Continued)

Pin no.		Pin name	Circuit type	Description
QFP	LQFP			
74	72	MD2	K	Mode terminal 2. Set operating mode. Connect to Vcc or Vss.
75	73	MD1	K	Mode terminal 1. Set operating mode. Connect to Vcc or Vss.
76	74	MD0	K	Mode terminal 0. Set operating mode. Connect to Vcc or Vss.
77	75	INIT	I	External reset input terminal.
78	76	PPG1	C	Output terminal of PPG timer 1. This function becomes valid when output of PPG timer 1 is set to enabled.
		P00		General purpose input/output port. This function becomes valid when output of PPG timer 1 is set to disabled.
79	77	PPG2	C	Output terminal of PPG timer 2. This function becomes valid when output of PPG timer 2 is set to enabled.
		P01		General purpose input/output port. This function becomes valid when output of PPG timer 2 is set to disabled.
80	78	PPG3	C	Output terminal of PPG timer 3. This function becomes valid when output of PPG timer 3 is set to enabled.
		P02		General purpose input/output port. This function becomes valid when output of PPG timer 3 is set to disabled.
81	79	PPG4	C	Output terminal of PPG timer 4. This function becomes valid when output of PPG timer 4 is set to enabled.
		P03		General purpose input/output port. This function becomes valid when output of PPG timer 4 is set to disabled.
82	80	PPG5	C	Output terminal of PPG timer 5. This function becomes valid when output of PPG timer 5 is set to enabled.
		P04		General purpose input/output port. This function becomes valid when output of PPG timer 5 is set to disabled.
83	81	PPG6	C	Output terminal of PPG timer 6. This function becomes valid when output of PPG timer 6 is set to enabled.
		P05		General purpose input/output port. This function becomes valid when output of PPG timer 6 is set to disabled.
84	82	PPG7	C	Output terminal of PPG timer 7. This function becomes valid when output of PPG timer 7 is set to enabled.
		P06		General purpose input/output port. This function becomes valid when output of PPG timer 7 is set to disabled.

(Continued)

Pin no.		Pin name	Circuit type	Description
QFP	LQFP			
85	83	PPG8	C	Output terminal of PPG timer 8. This function becomes valid when output of PPG timer 8 is set to enabled.
		P07		General purpose input/output port. This function becomes valid when output of PPG timer 8 is set to disabled.
86	84	PPG9	C	Output terminal of PPG timer 9. This function becomes valid when output of PPG timer 9 is set to enabled.
		P10		General purpose input/output port. This function becomes valid when output of PPG timer 9 is set to disabled.
87	85	PPG10	C	Output terminal of PPG timer 10. This function becomes valid when output of PPG timer 10 is set to enabled.
		P11		General purpose input/output port. This function becomes valid when output of PPG timer 10 is set to disabled.
88	86	PPG11	C	Output terminal of PPG timer 11. This function becomes valid when output of PPG timer 11 is set to enabled.
		P12		General purpose input/output port. This function becomes valid when output of PPG timer 11 is set to disabled.
89	87	PPG12	C	Output terminal of PPG timer 12. This function becomes valid when output of PPG timer 12 is set to enabled.
		P13		General purpose input/output port. This function becomes valid when output of PPG timer 12 is set to disabled.
90	88	PPG13	C	Output terminal of PPG timer 13. This function becomes valid when output of PPG timer 13 is set to enabled.
		P14		General purpose input/output port. This function becomes valid when output of PPG timer 13 is set to disabled.
91	89	PPG14	C	Output terminal of PPG timer 14. This function becomes valid when output of PPG timer 14 is set to enabled.
		P15		General purpose input/output port. This function becomes valid when output of PPG timer 14 is set to disabled.
94	92	X1	A	Main clock oscillation output terminal.
95	93	X0	A	Main clock oscillation input terminal.
96	94	PPG15	C	Output terminal of PPG timer 15. This function becomes valid when output of PPG timer 15 is set to enabled.
		P16		General purpose input/output port. This function becomes valid when output of PPG timer 15 is set to disabled.
97	95	P17	C	General purpose input/output port.
98	96	SIN0	D	UART0 data input terminal. When use the terminal as data input of UART0, set the corresponding data direction resister (DDR) to input.
		P20		General purpose input/output port. This function is always valid.

(Continued)

13

(Continued)

Pin no.		Pin name	Circuit type	Description
QFP	LQFP			
99	97	SOT0	D	UART0 data output terminal. This function becomes valid when data output of UART0 is set to enabled.
		P21		General purpose input/output port. This function becomes valid when data output of UART0 is set to disabled.
100	98	SCK0	D	UART0 clock input/output terminal. This function becomes valid when clock input/output of UART0 is set to enabled.
		P22		General purpose input/output port. This function becomes valid when clock input/output of UART0 is set to disabled.

● **Power supply and GND pins**

Pin no.		Pin name	Description
QFP	LQFP		
18, 50, 68, 93	16, 48, 66, 91	Vss	GND pins. Apply equal potential to all of the pins.
17, 49, 67, 92	15, 47, 65, 90	Vcc	Power supply pin. Apply equal potential to all of the pins.
35	33	AVcc	Analog power supply pin for A/D converter.
33	31	AVRH2	Analog reference power supply pin for A/D converter 2.
36	34	AVRH1	Analog reference power supply pin for A/D converter 1.
40	38	AVRH0	Analog reference power supply pin for A/D converter 0.
37	35	AVss	Analog GND pin for A/D converter.
19	17	C	Condencer connection pin for internal regulator.
34	32	ACC	Condencer connection pin for analog.

■ I/O CIRCUIT TYPE

Type	Circuit type	Remarks
A		• Oscillation circuit • Oscillation feedback resistance : approx. 1 MΩ
C		• CMOS level output • CMOS level input. • With standby control • With Pull-up control • Pull-up resistance value = approx. 50 kΩ (Typ) • I_{OL} = 4 mA
D		• CMOS level output • CMOS level hysteresis input. • With standby control • With Pull-up control • Pull-up resistance value = approx. 50 kΩ (Typ) • I_{OL} = 4 mA

(Continued)

Type	Circuit type	Remarks
E	Pull-up control Digital output P-ch P-ch Digital output N-ch R Digital input	• CMOS level output • CMOS level hysteresis input. • Without standby control • With Pull-up control • Pull-up resistance value = approx. 50 kΩ (Typ) • I_{OL} = 4 mA

G	Digital output
	P-ch
	Digital output
	R N-ch
	Digital input
	Standby control
	Analog input
		• Analog/CMOS level input/output pin
		• CMOS level output
		• CMOS level input.
		  (attached with standby control)
		• Analog input
		  (Analog input is enabled when AICR's corresponding bit is set to "1".)
		
		• I_{OL} = 4 mA

H	P-ch R N-ch Digital input	• CMOS level hysteresis input. • Without standby control

(Continued)

(Continued)

Type	Circuit type	Remarks
I	P-ch, P-ch, N-ch, R, Digital input	• CMOS level hysteresis input. • With pull-up resistor • Pull-up resistance value = approx. 50 kΩ (Typ) • Without standby control
J	P-ch (Digital output), N-ch (Digital output), R, Digital input, Standby control	• CMOS level output • CMOS level hysteresis input. • With standby control • I_{OL} = 12 mA
K	P-ch, N-ch, R, Digital input	• CMOS level input. • Without standby control

■ HANDLING DEVICES

- Preventing Latchup

  Latch-up may occur in a CMOS IC if a voltage greater than V_{CC} or less than V_{SS} is applied to an input or output pin or if an above-rating voltage is applied between V_{CC} and V_{SS}.

  A latchup, if it occurs, significantly increases the power supply current and may cause thermal destruction of an element. When you use a CMOS IC, be very careful not to exceed the maximum rating.

- Treatment of Unused Input Pins

  Do not leave an unused input pin open, since it may cause a malfunction. Handle by, for example, using a pull-up or pull-down resistor.

- About power supply pins

  In products with multiple V_{CC} or V_{SS} pins, the pins of the same potential are internally connected in the device to avoid abnormal operations including latch-up. However you must connect the pins to external a same potential power supply and a ground line to lower the electro-magnetic emission level to prevent abnormal operation of strobe signals caused by the rise in the ground level, and to conform to the total current rating.

  The power pins should be connected to V_{CC} and V_{SS} of this device at the lowest possible impedance from the current supply source.

  It is also advisable to connect a ceramic bypass capacitor of approximately 0.1 μF between V_{CC} and V_{SS} near this device.

- About Crystal oscillator circuit

  Noise near the X0 and X1 pin may cause the device to malfunction.

  Design the circuit board so that X0 and X1, the crystal oscillator (or ceramic oscillator), and the bypass capacitor to ground are located as close to the device as possible.

  It is strongly recommended to design the PC board artwork with the X0 and XI pins surrounded by ground plane because stable operation can be expected with such a layout.

- Mode pins (MD0 to MD2)

  These pins should be connected directly to V_{CC} or V_{SS}.

  To prevent the device erroneously switching to test mode due to noise, design the printed circuit board such that the distance between the mode pins and V_{CC} or V_{SS} is as short as possible and the connection impedance is low.

- Operation at start-up

  Be sure to execute setting initialized reset (INIT) with $\overline{INIT}$ pin immediately after start-up.

  Also, in order to provide a delay while the oscillator circuit stabilize immediately after start-up, maintain the "L" level input to the $\overline{INIT}$ pin for the required stabilization wait time.

  (For INIT via the $\overline{INIT}$ pin, the oscillation stabilization wait time setting is initialized to the minimum value.)

- About oscillation input at power on

  When turning the power on, maintain clock input until the device is released from the oscillation stabilization wait state.

• Caution operation during PLL clock mode

Even if the oscillator comes off or the clock input stops with the PLL clock selected for this device, the device may continue to operate at the free-run frequency of the PLL's internal self-oscillating oscillator circuit.

Performance of this operation, however, cannot be guaranteed.

• External clock

When external clock is selected, the opposite phase clock to X0 pin must be supplied to X1 pin simultaneously.

If the STOP mode (oscillation stop mode) is used simultaneously, the X1 pin is stopped with the "H" output. So, when STOP mode is specified, approximately 1 kΩ of resistance should be added externally to avoid the conclift of output.

The following figure shows using an external clock.

X0

X1   MB91260B series

Using an external clock

• C pin

A bypass capacitor of approximately 0.1 μF should be connected the C pin for built-in regulator.

MB91260B series

C

0.1 μF

Vss

GND

• ACC pin

A capacitor of approximately 0.1 μF should be inserted between the ACC pin and the AVcc pin as this product has built-in A/D convertor.

MB91260B series

ACC

0.1 μF

AVss

- Clock control block

  Take the oscillation stabilization wait time during Low level input to the $\overline{\text{INIT}}$ pin.

- Switch shared port function

  To switch between the use as a port and the use as a dedicated pin, use the port function register (PFR).

- Low Power Consumption Mode

  (1) To enter the standby mode, use the synchronous standby mode (set with the SYNCS bit as bit 8 in the TBCR: or time-base counter control register) and be sure to use the following seaquence

(LDI	#value_of_standby, R0)	: Value_of standby is write data to STCR.
(LDI	#_STCR, R12)	: _STCR is address (481H) of STCR.
STB	R0, @R12	: Writing to standby control register (STCR)
LDUB	@R12, R0	: STCR read for synchronous standby
LDUB	@R12, R0	: Dummy re-read of STCR
NOP		: NOP $\times$ 5 for arrangement of timing
NOP		
NOP		
NOP		
NOP		

  In addition, please set I flag, ILM, and ICR to diverge to the interruption handler that is the return factor after the standby returns.

  (2) Please do not do the following when the monitor debugger is used.
  - Break point setting for above instruction lines
  - Step execution for above instruction lines

- Notes on the PS register

  As the PS register is processed by some instructions in advance, exception handling below may cause the interrupt handling routine to break when the debugger is used or the display contents of flags in the PS register to be updated.

  As the microcontroller is designed to carry out reprocessing correctly upon returning from such an EIT event, it performs operations before and after the EIT as specified in either case.

  1. The following operations are performed when the instruction followed by a DIV0U/DIV0S instruction results in : (a) acceptance of a user interrupt or NMI, (b) step execution, or (c) a break at a data event or emulator menu.
     (1) The D0 and D1 flags are updated in advance.
     (2) An EIT handling routine (user interrupt, NMI, or emulator) is executed.
     (3) Upon returning from the EIT, the DIV0U/DIV0S instruction is executed and the D0 and D1 flags are updated to the same values as in (1).

  2. The following operations are performed when the ORCCR/STILM/MOVRi and PS instructions are executed to enable interruptions when a user interrupt or NMI trigger even has occurred.
     (1) The PS register is updated in advance.
     (2) An EIT handling routine (user interrupt, NMI) is executed.
     (3) Upon returning from the EIT, the above instructions are executed and the PS register is updated to the same value as in (1).

• Watch dog timer

The watchdog timer built in this model monitors a program that it defers a reset within a certain period of time. The watchdog timer resets the CPU if the program runs out of controls, preventing the reset defer function from being executed. Once the function of the watchdog timer is enabled, therefore, the watchdog timer keeps on operating programs until it resets the CPU.

As an exception, the watchdog timer defers a reset timing automatically under the condition in which the CPU stops program execution.

■ NOTE ON DEBUGGER

- Step execution of RETI command

  If an interrupt occurs frequently during step execution, the corresponding interrupt handling routine is executed repeatedly after step execution.

  This will prevent the main routine and low-interrupt-level programs from being executed.

  Do not execute step of RETI instruction for escape.

  Disable the corresponding interrupt and execute debugger when the corresponding interrupt handling routine no longer needs debugging.

- Operand break

  Do not apply a data event break to access to the area containing the address of a system stack pointer.

- Execution in an unused area of FLASH memory

  Accidentally executing an instruction in an unused area of FLASH memory (with data placed at 0XFFFF) prevents breaks from being accepted.

  To prevent this, the code event address mask function of the debugger should be used to cause a break when accessing an instruction in an unused area.

- Power-on debugging

  All of the following three conditions must be satisfied when the power supply is turned off by power-on debugging.

  (1) The time for the user power to fall from 0.9 VCC to 0.5 VCC is 25 µs or longer.
      Note : In a dual-power system, VCC indicates the external I/O power supply voltage.

  (2) CPU operating frequency must be higher than 1 MHz.

  (3) During execution of user program

- Interrupt handler for NMI request (tool)

  Add the following program to the interrupt handler to prevent the device from malfunctioning in case the factor flag to be set only in response to a break request from the ICE is set, for example, by an adverse effect of noise to the DSU pin while the ICE is not connected. Enable to use the ICE while adding this program.
Additional location
    Next interrupt handler

      Interrupt source   : NMI request (tool)

      Interrupt number   : #13 (decimal) , 0D$_H$ (hexa decimal)

      Offset   : 3C8$_H$

      Address TBR is default   : 000FFFC8$_H$

Additional program

```
        STM      (R0, R1)
        LDI      #B00H, R0;      : B00H is the address of DSU break factor register.
        LDI      #0, R1
        STB      R1, @R0         : Clear the break factor register.
        LDM      (R0, R1)
        RETI
```

■ **BLOCK DIAGRAM**

■ MEMORY SPACE

1. Memory space

The FR family has 4 Gbytes of logical address space (2^{32} addresses) available to the CPU by linear access.

• Direct Addressing Areas

The following address space areas are used as I/O areas.

These areas are called direct addressing areas, in which the address of an operand can be specified directly during an instruction.

The size of directly addressable areas depends on the data size to be being accessed as follows.

$\rightarrow$ byte data access　　　　: 000-0FF$_H$
$\rightarrow$ half word data access　: 000-1FF$_H$
$\rightarrow$ word data access　　　: 000-3FF$_H$

2. Memory Map

MB91F264B

Single chip mode

Address	Region
0000 0000$_H$	I/O — Direct addressing area, Refer to I/O Map
0000 0400$_H$	I/O
0001 0000$_H$	Access disallowed
0003 E000$_H$	Internal RAM 8 KB
0004 0000$_H$	Access disallowed
000C 0000$_H$	Internal RAM 256 KB
0010 0000$_H$	Access disallowed
FFFF FFFF$_H$	

MB91263B

Single chip mode

Address	Region
0000 0000$_H$	I/O — Direct addressing area, Refer to I/O Map
0000 0400$_H$	I/O
0001 0000$_H$	Access disallowed
0003 E000$_H$	Internal RAM 8 KB
0004 0000$_H$	Access disallowed
000E 0000$_H$	Internal RAM 128 KB
0010 0000$_H$	Access disallowed
FFFF FFFF$_H$	

Each mode is set depending on the mode vector fetched after the $\overline{\text{INIT}}$ signal is nagated. (Refer to MODE SETTINGS for mode setting.)

■ **MODE SETTINGS**

The FR family uses mode pins (MD2 to MD0) and a mode data to set the operation mode.

1. Mode Pins

The MD2, MD1, and MD0 pins specify how the mode vector fetch and reset vector fetch is performed.
Setting is prohibited other than that shown in the following table.

Mode Pins			Mode name	Reset vector access area	Remarks
MD2	MD1	MD0			
0	0	0	Internal ROM mode vector	Internal	
1	0	0	Flash serial write mode	—	

2. Mode data

Data written to the internal mode register (MODR) by a mode vector fetch is called mode data.

After an operation mode has been set in the mode register, the device operates in the operation mode.

The mode data is set by all reset source. User programs cannot set data to the mode register.

<Details of mode data description>

31	30	29	28	27	26	25	24
0	0	0	0	0	1	1	1

Operation mode setting bits

[bit31-24] Reserved bit

Be sure to set this bit to "00000111".

Operation is not guaranteed when any value other than "00000111" is set.

3. Note

Mode data set in the mode vector must be placed as byte data at 0X000FFFF8.

Use the highest byte from bit 31 to bit 24 for placement as the FR family uses the big endian method for byte endian.

		31 24	23 16	15 8	7 0
Incorrect	0x000FFFF8	XXXXXXXX	XXXXXXXX	XXXXXXXX	Mode Data
Correct	0x000FFFF8	Mode Data	XXXXXXXX	XXXXXXXX	XXXXXXXX
	0x000FFFFC	Reset Vector			

■ I/O MAP

This shows the location of the various peripheral resource registers in the memory space.

Address	Register				Block
	+ 0	+ 1	+ 2	+ 3	
000000$_H$	PDR0 [R/W]B XXXXXXXX	PDR1 [R/W]B XXXXXXXX	PDR2 [R/W]B XXXXXXXX	PDR3 [R/W]B XXXXXXXX	Port data register

Read/write attribute, Access unit
(B : byte, H : half word, W : word)

Initial value after a reset

Register name (First-column register at address 4n; second-column register at address 4n + 2)

Location of left-most register (When using word access, the register in column 1 is in the MSB side of the data.)

Note : Initial values of register bits are represented as follows :
" 1 " : Initial Value : " 1 "
" 0 " : Initial Value : " 0 "
" X " : Initial Value : " undefined "
" - " : No physical register at this location

Address	Register				Block
	+ 0	**+ 1**	**+ 2**	**+ 3**	
000000H	PDR0 [R/W] B XXXXXXXX	PDR1 [R/W] B XXXXXXXX	PDR2 [R/W] B XXXXXXXX	PDR3 [R/W] B XXXXXXXX	Port data register
000004H	PDR4 [R/W] B XXXXXXXX	PDR5 [R/W] B XXXXXXXX	PDR6 [R/W] B ----XXXX	PDR7 [R/W] B XXXXXXXX	
000008H	—				
00000CH	PDRC [R/W] B XXXXXXXX	PDRD [R/W] B ------XX	PDRE [R/W] B ------XX	—	
000010H	PDRG [R/W] B --XXXXXX	—	—	—	
000014H to 00003CH	—				Reserved
000040H	EIRR0 [R/W] B, H, W 00000000	ENIR0 [R/W] B, H, W 00000000	ELVR0 [R/W] B, H, W 00000000 00000000		External interrupt (INT0 to INT7)
000044H	DICR [R/W] B, H, W -------0	HRCL [R/W, R] B, H, W 0--11111	—	—	Delay interrupt/ Hold request
000048H	TMRLR0 [W] H, W XXXXXXXX XXXXXXXX		TMR0 [R] H, W XXXXXXXX XXXXXXXX		Reload timer 0
00004CH	—		TMCSR0 [R/W, R] B, H, W ---00000 00000000		
000050H	TMRLR1 [W] H, W XXXXXXXX XXXXXXXX		TMR1 [R] H, W XXXXXXXX XXXXXXXX		Reload timer 1
000054H	—		TMCSR1 [R/W, R] B, H, W ---00000 00000000		
000058H	TMRLR2 [W] H, W XXXXXXXX XXXXXXXX		TMR2 [R] H, W XXXXXXXX XXXXXXXX		Reload timer 2
00005CH	—		TMCSR2 [R/W, R] B, H, W ---00000 00000000		
000060H	SSR0 [R/W, R] B, H, W 00001000	SIDR0 [R]/SODR0[W] B, H, W XXXXXXXX	SCR0 [R/W] B, H, W 00000100	SMR0 [R/W, W] B, H, W 00--0-0-	UART0
000064H	UTIM0 [R] H / UTIMR0 [W] H 00000000 00000000		DRCL0 [W] B --------	UTIMC0 [R/W] B 0--00001	U-timer 0
000068H	SSR1 [R/W, R] B, H, W 00001000	SIDR1 [R]/SODR1[W] B, H, W XXXXXXXX	SCR1 [R/W] B, H, W 00000100	SMR1 [R/W] B, H, W 00--0-0-	UART1
00006CH	UTIM1 [R] H / UTIMR1 [W] H 00000000 00000000		DRCL1 [W] B --------	UTIMC1 [R/W] B 0--00001	U-timer 1
000070H	SSR2 [R/W, R] B, H, W 00001000	SIDR2 [R]/SODR2[W] B, H, W XXXXXXXX	SCR2 [R/W] B, H, W 00000100	SMR2 [R/W] B, H, W 00--0-0-	UART2
000074H	UTIM2 [R] H / UTIMR2 [W] H 00000000 00000000		DRCL2 [W] B --------	UTIMC2 [R/W] B 0--00001	U-timer 2

(Continued)

Address	Register				Block
	+ 0	+ 1	+ 2	+ 3	
000078H	ADCH0 [R/W] B, H, W XX000000	ADMD0 [R/W] B, H, W 00001111	ADCD01 [R] B, H, W XXXXXXXX	ADCD00 [R] B, H, W XXXXXXXX	A/D converter 0/ AICR0
00007CH	ADCS0 [R/W, W] B, H, W 00000X00	—	AICR0 [R/W] B, H, W 00000000	—	
000080H	ADCH1 [R/W] B, H, W XXXX0XX0	ADMD1 [R/W] B, H, W 00001111	ADCD11 [R] B, H, W XXXXXXXX	ADCD10 [R] B, H, W XXXXXXXX	A/D converter 1/ AICR1
000084H	ADCS1 [R/W, W] B, H, W 00000X00	—	AICR1 [R/W] B, H, W ------00	—	
000088H	ADCH2 [R/W] B, H, W XXXX0XX0	ADMD2 [R/W] B, H, W 00001111	ADCD21 [R] B, H, W XXXXXXXX	ADCD20 [R] B, H, W XXXXXXXX	A/D converter 2/ AICR2
00008CH	ADCS2 [R/W, W] B, H, W 00000X00	—	AICR2 [R/W] B, H, W ------00	—	
000090H	OCCPBH0, OCCPBL0[W]/ OCCPH0, OCCPL0[R] H, W 00000000 00000000		OCCPBH1, OCCPBL1[W]/ OCCPH1, OCCPL1 [R] H, W 00000000 00000000		OCU
000094H	OCCPBH2, OCCPBL2[W]/ OCCPH2, OCCPL2 [R] H, W 00000000 00000000		OCCPBH3, OCCPBL3[W]/ OCCPH3, OCCPL3 [R] H, W 00000000 00000000		
000098H	OCCPBH4, OCCPBL4[W]/ OCCPH4, OCCPL4 [R] H, W 00000000 00000000		OCCPBH5, OCCPBL5[W]/ OCCPH5, OCCPL5 [R] H, W 00000000 00000000		
00009CH	OCSH1 [R/W] B, H, W X1100000	OCSL0 [R/W] B, H, W 00001100	OCSH3 [R/W] B, H, W X1100000	OCSL2 [R/W] B, H, W 00001100	
0000A0H	OCSH5 [R/W] B, H, W X1100000	OCSL4 [R/W] B, H, W 00001100	OCMOD [R/W] B, H, W XX000000	—	
0000A4H	CPCLRBH, CPCLRBL[W]/ CPCLRH, CPCLRL[R] H, W 11111111 11111111		TCDTH, TCDTL [R/W] H, W 00000000 00000000		free-run timer
0000A8H	TCCSH [R/W] B, H, W 00000000	TCCSL [R/W] B, H, W 01000000	—	ADTRGC [R/W] B, H, W XXXX0000	
0000ACH	IPCPH0, IPCPL0 [R] H, W XXXXXXXX XXXXXXXX		IPCPH1, IPCPL1 [R] H, W XXXXXXXX XXXXXXXX		ICU
0000B0H	IPCPH2, IPCPL2 [R] H, W XXXXXXXX XXXXXXXX		IPCPH3, IPCPL3 [R] H, W XXXXXXXX XXXXXXXX		
0000B4H	PICSH01 [W] B, H, W 000000--	PICSL01 [R/W] B, H, W 00000000	ICSH23 [R] B, H, W XXXXXX00	ICSL23 [R/W] B, H, W 00000000	
0000B8H	EIRR1 [R/W] B, H, W ------00	ENIR1 [R/W] B, H, W ------00	ELVR1 [R/W] B, H, W -------- ----0000		External interrupt (INT8, INT9)

(Continued)

Address	Register				Block
	+ 0	**+ 1**	**+ 2**	**+ 3**	
0000BCₕ	TMRRH0, TMRRL0 [R/W] H, W XXXXXXXX XXXXXXXX		TMRRH1, TMRRL1 [R/W] H, W XXXXXXXX XXXXXXXX		Waveform generator
0000C0ₕ	TMRRH2, TMRRL2 [R/W] H, W XXXXXXXX XXXXXXXX		—	—	
0000C4ₕ	DTCR0 [R/W] B, H, W 00000000	DTCR1 [R/W] B, H, W 00000000	DTCR2 [R/W] B, H, W 00000000	—	
0000C8ₕ	—	SIGCR1 [R/W] B, H, W 10000000	—	SIGCR2 [R/W] B, H, W XXXXXXX1	
0000CCₕ	ADCOMP0 [R/W] H, W 00000000 00000000		ADCOMP1 [R/W] H, W 00000000 00000000		A/D COMP
0000D0ₕ	ADCOMP2 [R/W] H, W 00000000 00000000		—	ADCOMPC [R/W] B, H, W XXXXX000	
0000D4ₕ to 0000DCₕ	—				Reserved
0000E0ₕ	PWCSR0 [R/W, R] B, H, W 00000000 00000000		PWCR0 [R] H, W 00000000 00000000		PWC
0000E4ₕ	PWCSR1 [R/W, R] B, H, W 00000000 00000000		PWCR1 [R] H, W 00000000 00000000		
0000E8ₕ	—	PDIVR0 [R/W] B, H, W XXXXX000	—	PDIVR1 [R/W] B, H, W XXXXX000	
0000ECₕ to 000FCₕ	—				Reserved
000100ₕ	PRLH0 [R/W] B, H, W XXXXXXXX	PRLL0 [R/W] B, H, W XXXXXXXX	PRLH1 [R/W] B, H, W XXXXXXXX	PRLL1 [R/W] B, H, W XXXXXXXX	PPG
000104ₕ	PRLH2 [R/W] B, H, W XXXXXXXX	PRLL2 [R/W] B, H, W XXXXXXXX	PRLH3 [R/W] B, H, W XXXXXXXX	PRLL3 [R/W] B, H, W XXXXXXXX	
000108ₕ	PPGC0 [R/W] B, H, W 0000000X	PPGC1 [R/W] B, H, W 0000000X	PPGC2 [R/W] B, H, W 0000000X	PPGC3 [R/W] B, H, W 0000000X	
00010Cₕ	PRLH4 [R/W] B, H, W XXXXXXXX	PRLL4 [R/W] B, H, W XXXXXXXX	PRLH5 [R/W] B, H, W XXXXXXXX	PRLL5 [R/W] B, H, W XXXXXXXX	
000110ₕ	PRLH6 [R/W] B, H, W XXXXXXXX	PRLL6 [R/W] B, H, W XXXXXXXX	PRLH7 [R/W] B, H, W XXXXXXXX	PRLL7 [R/W] B, H, W XXXXXXXX	
000114ₕ	PPGC4 [R/W] B, H, W 0000000X	PPGC5 [R/W] B, H, W 0000000X	PPGC6 [R/W] B, H, W0000000X	PPGC7 [R/W] B, H, W 0000000X	
000118ₕ	PRLH8 [R/W] B, H, W XXXXXXXX	PRLL8 [R/W] B, H, W XXXXXXXX	PRLH9 [R/W] B, H, W XXXXXXXX	PRLL9 [R/W] B, H, W XXXXXXXX	
00011Cₕ	PRLH10 [R/W] B, H, W XXXXXXXX	PRLL10 [R/W] B, H, W XXXXXXXX	PRLH11 [R/W] B, H, W XXXXXXXX	PRLL11 [R/W] B, H, W XXXXXXXX	
000120ₕ	PPGC8 [R/W] B, H, W 0000000X	PPGC9 [R/W] B, H, W 0000000X	PPGC10 [R/W] B, H, W 0000000X	PPGC11 [R/W] B, H, W 0000000X	

(Continued)

Address	Register				Block
	+ 0	**+ 1**	**+ 2**	**+ 3**	**Block**
000124H	PRLH12 [R/W] B, H, W XXXXXXXX	PRLL12 [R/W] B, H, W XXXXXXXX	PRLH13 [R/W] B, H, W XXXXXXXX	PRLL13 [R/W] B, H, W XXXXXXXX	PPG
000128H	PRLH14 [R/W] B, H, W XXXXXXXX	PRLL14 [R/W] B, H, W XXXXXXXX	PRLH15 [R/W] B, H, W XXXXXXXX	PRLL15 [R/W] B, H, W XXXXXXXX	
00012CH	PPGC12 [R/W] B, H, W 0000000X	PPGC13 [R/W] B, H, W 0000000X	PPGC14 [R/W] B, H, W 0000000X	PPGC15 [R/W] B, H, W 0000000X	
000130H	TRG [R/W] B, H, W 00000000 00000000		—	GATEC [R/W] B, H, W XXXXXX00	
000134H	REVC [R/W] B, H, W 00000000 00000000		—	—	
000138H to 0001FCH	—				Reserved
000200H	DMACA0 [R/W] B, H, W *1 00000000 00000000 00000000 00000000				DMAC
000204H	DMACB0 [R/W] B, H, W 00000000 00000000 00000000 00000000				
000208H	DMACA1 [R/W] B, H, W*1 00000000 00000000 00000000 00000000				
00020CH	DMACB1 [R/W] B, H, W 00000000 00000000 00000000 00000000				
000210H	DMACA2 [R/W] B, H, W *1 00000000 00000000 00000000 00000000				
000214H	DMACB2 [R/W] B, H, W 00000000 00000000 00000000 00000000				
000218H	DMACA3 [R/W] B, H, W *1 00000000 00000000 00000000 00000000				
00021CH	DMACB3 [R/W] B, H, W 00000000 00000000 00000000 00000000				
000220H	DMACA4 [R/W] B, H, W *1 00000000 00000000 00000000 00000000				
000224H	DMACB4 [R/W] B, H, W 00000000 00000000 00000000 00000000				
000228H to 00023CH	—				Reserved
000240H	DMACR [R/W] B 0XX00000 XXXXXXXX XXXXXXXX XXXXXXXX				DMAC
000244H to 000398H	—				Reserved

(Continued)

Address	Register				Block
	+ 0	+ 1	+ 2	+ 3	
00039CH	—	—	—	—	Sum of products
0003A0H	DSP-PC [R/W] XXXXXXXX	DSP-CSR [R/W, R, W] 00000000	DSP-LY [R/W] XXXXXXXX XXXXXXXX		
0003A4H	DSP-OT0 [R] XXXXXXXX XXXXXXXX		DSP-OT1 [R] XXXXXXXX XXXXXXXX		
0003A8H	DSP-OT2 [R] XXXXXXXX XXXXXXXX		DSP-OT3 [R] XXXXXXXX XXXXXXXX		
0003ACH	—	—	—	—	
0003B0H	DSP-OT4 [R] XXXXXXXX XXXXXXXX		DSP-OT5 [R] XXXXXXXX XXXXXXXX		
0003B4H	DSP-OT6 [R] XXXXXXXX XXXXXXXX		DSP-OT7 [R] XXXXXXXX XXXXXXXX		
0003B8H to 0003ECH	—				Reserved
0003F0H	BSD0 [W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				Bit search
0003F4H	BSD1 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
0003F8H	BSDC [W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
0003FCH	BSRR [R] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
000400H	DDR0 [R/W] B 00000000	DDR1 [R/W] B 00000000	DDR2 [R/W] B 00000000	DDR3 [R/W] B 00000000	Data direction register
000404H	DDR4 [R/W] B 00000000	DDR5 [R/W] B 00000000	DDR6 [R/W] B ----0000	DDR7 [R/W] B 00000000	
000408H	—	—	—	—	
00040CH	DDRC [R/W] B 00000000	DDRD [R/W] B ------00	DDRE [R/W] B ------00	—	
000410H	DDRG [R/W] B --000000	—	—	—	
000414H to 00041CH	—				Reserved
000420H	PFR0 [R/W] B 00000000	PFR1 [R/W] B -0000000	PFR2 [R/W] B --00-00-	—	Port function register
000424H	—	—	—	PFR7 [R/W] B ------00	
000428H	—	—	—	—	
00042CH	—	—	—	—	
000430H	PFRG [R/W] B --00--0-	—	—	—	

(Continued)

31

Address	Register				Block
	+ 0	+ 1	+ 2	+ 3	
000434$_H$ to 00043C$_H$	—				Reserved
000440$_H$	ICR00 [R/W, R] B, H, W ----1111	ICR01 [R/W, R] B, H, W ----1111	ICR02 [R/W, R] B, H, W ----1111	ICR03 [R/W, R] B, H, W ----1111	Interrupt controller
000444$_H$	ICR04 [R/W, R] B, H, W ----1111	ICR05 [R/W, R] B, H, W ----1111	ICR06 [R/W, R] B, H, W ----1111	ICR07 [R/W, R] B, H, W ----1111	
000448$_H$	ICR08 [R/W, R] B, H, W ----1111	ICR09 [R/W, R] B, H, W ----1111	ICR10 [R/W, R] B, H, W ----1111	ICR11 [R/W, R] B, H, W ----1111	
00044C$_H$	ICR12 [R/W, R] B, H, W ----1111	ICR13 [R/W, R] B, H, W ----1111	ICR14 [R/W, R] B, H, W ----1111	ICR15 [R/W, R] B, H, W ----1111	
000450$_H$	ICR16 [R/W, R] B, H, W ----1111	ICR17 [R/W, R] B, H, W ----1111	ICR18 [R/W, R] B, H, W ----1111	ICR19 [R/W, R] B, H, W ----1111	
000454$_H$	ICR20 [R/W, R] B, H, W ----1111	ICR21 [R/W, R] B, H, W ----1111	ICR22 [R/W, R] B, H, W ----1111	ICR23 [R/W, R] B, H, W ----1111	
000458$_H$	ICR24 [R/W, R] B, H, W ----1111	ICR25 [R/W, R] B, H, W ----1111	ICR26 [R/W, R] B, H, W ----1111	ICR27 [R/W, R] B, H, W ----1111	
00045C$_H$	ICR28 [R/W, R] B, H, W ----1111	ICR29 [R/W, R] B, H, W ----1111	ICR30 [R/W, R] B, H, W ----1111	ICR31 [R/W, R] B, H, W ----1111	
000460$_H$	ICR32 [R/W, R] B, H, W ----1111	ICR33 [R/W, R] B, H, W ----1111	ICR34 [R/W, R] B, H, W ----1111	ICR35 [R/W, R] B, H, W ----1111	
000464$_H$	ICR36 [R/W, R] B, H, W ----1111	ICR37 [R/W, R] B, H, W ----1111	ICR38 [R/W, R] B, H, W ----1111	ICR39 [R/W, R] B, H, W ----1111	
000468$_H$	ICR40 [R/W, R] B, H, W ----1111	ICR41 [R/W, R] B, H, W ----1111	ICR42 [R/W, R] B, H, W ----1111	ICR43 [R/W, R] B, H, W ----1111	
00046C$_H$	ICR44 [R/W, R] B, H, W ----1111	ICR45 [R/W, R] B, H, W ----1111	ICR46 [R/W, R] B, H, W ----1111	ICR47 [R/W, R] B, H, W ----1111	
000470$_H$ to 00047C$_H$	—				Reserved
000480$_H$	RSRR [R/W] B, H, W 10000000	STCR [R/W] B, H, W 00110011	TBCR [R/W] B, H, W 00XXXX00	CTBR [W] B, H, W XXXXXXXX	Clock control unit
000484$_H$	CLKR [R/W] B, H, W 00000000	WPR [W] B, H, W XXXXXXXX	DIVR0 [R/W] B, H, W 00000011	DIVR1 [R/W] B, H, W 00000000	
000488$_H$ to 0005FC$_H$	—				Reserved
000600$_H$	PCR0 [R/W] B 00000000	PCR1 [R/W] B 00000000	PCR2 [R/W] B 00000000	PCR3 [R/W] B 00------	Pull-up Control
000604$_H$	PCR4 [R/W] B 00000000	PCR5 [R/W] B 00000000	PCR6 [R/W] B ----0000	PCR7 [R/W] B 00000000	
000608$_H$	—	—	—	—	
00060C$_H$	—	—	—	—	

(Continued)

Address	Register				Block
	+ 0	**+ 1**	**+ 2**	**+ 3**	
000610H	PCRG [R/W] B --000000	—	—	—	Pull-up Control
000614H to 000FFCH	—				Reserved
001000H	DMASA0 [R/W] W 00000000 00000000 00000000 00000000				DMAC
001004H	DMADA0 [R/W] W 00000000 00000000 00000000 00000000				
001008H	DMASA1 [R/W] W 00000000 00000000 00000000 00000000				
00100CH	DMADA1 [R/W] W 00000000 00000000 00000000 00000000				
001010H	DMASA2 [R/W] W 00000000 00000000 00000000 00000000				
001014H	DMADA2 [R/W] W 00000000 00000000 00000000 00000000				
001018H	DMASA3 [R/W] W 00000000 00000000 00000000 00000000				
00101CH	DMADA3 [R/W] W 00000000 00000000 00000000 00000000				
001020H	DMASA4 [R/W] W 00000000 00000000 00000000 00000000				
001024H	DMADA4 [R/W] W 00000000 00000000 00000000 00000000				
001028H to 006FFCH	—				Reserved
007000H	FLCR [R/W] 0110X000	—	—	—	FLASH
007004H	FLWC [R/W] 00000011*[2]	—	—	—	
007008H	—	—	—	—	
00700CH	—	—	—	—	
007010H	—	—	—	—	
007014H to 00BFFCH	—				Reserved

(Continued)

(Continued)

Address	Register				Block
	+ 0	**+ 1**	**+ 2**	**+ 3**	**Block**
00C000$_H$ to 00C07C$_H$	X-RAM (coefficient RAM) [R/W] 64 × 16 bit				Sum of products
00C080$_H$ to 00C0FC$_H$	Y-RAM (variable RAM) [R/W] 64 × 16 bit				
00C100$_H$ to 00C2FC$_H$	I-RAM (instruction RAM) [R/W] 256 × 16 bit				
00C300$_H$ to 00FFFC$_H$	—				Reserved

*1 : The lower 16 bits (DTC[15: 0]) of DMACA0 to DMACA4 cannot be accessed in bytes.

*2 : The initial value of 1FLWC (7004$_H$) is "00010011$_B$" on EVA tool.
Writing "00000011$_B$" on the evaluation model has no effect on its operation.

Notes :   • Do not excute Read Modify Write instructions on registers having a write-only bit.
• Data is undefined in reseved or (-) area.

■ INTERRUPT VECTOR

Interrupt source	Interrupt number		Interrupt level	Offset	TBR default address	RN
	10	16				
Reset	0	00	—	3FC$_H$	000FFFFC$_H$	—
Mode vector	1	01	—	3F8$_H$	000FFFF8$_H$	—
System reserved	2	02	—	3F4$_H$	000FFFF4$_H$	—
System reserved	3	03	—	3F0$_H$	000FFFF0$_H$	—
System reserved	4	04	—	3EC$_H$	000FFFEC$_H$	—
System reserved	5	05	—	3E8$_H$	000FFFE8$_H$	—
System reserved	6	06	—	3E4$_H$	000FFFE4$_H$	—
Coprocessor absent trap	7	07	—	3E0$_H$	000FFFE0$_H$	—
Coprocessor error trap	8	08	—	3DC$_H$	000FFFDC$_H$	—
INTE instruction	9	09	—	3D8$_H$	000FFFD8$_H$	—
Instruction break exception	10	0A	—	3D4$_H$	000FFFD4$_H$	—
Operand break trap	11	0B	—	3D0$_H$	000FFFD0$_H$	—
Step trace trap	12	0C	—	3CC$_H$	000FFFCC$_H$	—
NMI request (tool)	13	0D	—	3C8$_H$	000FFFC8$_H$	—
Undefined instruction exception	14	0E	—	3C4$_H$	000FFFC4$_H$	—
NMI request	15	0F	15 (F$_H$) fixed	3C0$_H$	000FFFC0$_H$	—
External interrupt 0	16	10	ICR00	3BC$_H$	000FFFBC$_H$	6
External interrupt 1	17	11	ICR01	3B8$_H$	000FFFB8$_H$	7
External interrupt 2	18	12	ICR02	3B4$_H$	000FFFB4$_H$	—
External interrupt 3	19	13	ICR03	3B0$_H$	000FFFB0$_H$	—
External interrupt 4	20	14	ICR04	3AC$_H$	000FFFAC$_H$	—
External interrupt 5	21	15	ICR05	3A8$_H$	000FFFA8$_H$	—
External interrupt 6	22	16	ICR06	3A4$_H$	000FFFA4$_H$	—
External interrupt 7	23	17	ICR07	3A0$_H$	000FFFA0$_H$	—
Reload timer 0	24	18	ICR08	39C$_H$	000FFF9C$_H$	8
Reload timer 1	25	19	ICR09	398$_H$	000FFF98$_H$	9
Reload timer 2	26	1A	ICR10	394$_H$	000FFF94$_H$	10
UART0(Reception completed)	27	1B	ICR11	390$_H$	000FFF90$_H$	0
UART0 (RX completed)	28	1C	ICR12	38C$_H$	000FFF8C$_H$	3
DTTI	29	1D	ICR13	388$_H$	000FFF88$_H$	—
DMAC0 (end, error)	30	1E	ICR14	384$_H$	000FFF84$_H$	—
DMAC1 (end, error)	31	1F	ICR15	380$_H$	000FFF80$_H$	—
DMAC2/3/4 (end, error)	32	20	ICR16	37C$_H$	000FFF7C$_H$	—

(Continued)

Interrupt source	Interrupt number		Interrupt level	Offset	TBR default address	RN
	10	16				
UART1(Reception completed)	33	21	ICR17	378$_H$	000FFF78$_H$	1
UART1 (RX completed)	34	22	ICR18	374$_H$	000FFF74$_H$	4
UART2 (Reception completed)	35	23	ICR19	370$_H$	000FFF70$_H$	2
UART2 (RX completed)	36	24	ICR20	36C$_H$	000FFF6C$_H$	5
SUM of products macro	37	25	ICR21	368$_H$	000FFF68$_H$	—
PPG0	38	26	ICR22	364$_H$	000FFF64$_H$	—
PPG1	39	27	ICR23	360$_H$	000FFF60$_H$	—
PPG2/3	40	28	ICR24	35C$_H$	000FFF5C$_H$	—
PPG4/5/6/7	41	29	ICR25	358$_H$	000FFF58$_H$	—
PPG8/9/10/11/12/13/14/15	42	2A	ICR26	354$_H$	000FFF54$_H$	—
External interrupt 8/9	43	2B	ICR27	350$_H$	000FFF50$_H$	—
Waveform0 (under flow)	44	2C	ICR28	34C$_H$	000FFF4C$_H$	—
Waveform1 (under flow)	45	2D	ICR29	348$_H$	000FFF48$_H$	—
Waveform2 (under flow)	46	2E	ICR30	344$_H$	000FFF44$_H$	—
Timebase timer overflow	47	2F	ICR31	340$_H$	000FFF40$_H$	—
Free-run timer (Compare clear)	48	30	ICR32	33C$_H$	000FFF3C$_H$	—
Free-run timer (zero detection)	49	31	ICR33	338$_H$	000FFF38$_H$	—
A/D0	50	32	ICR34	334$_H$	000FFF34$_H$	—
A/D1	51	33	ICR35	330$_H$	000FFF30$_H$	—
A/D2	52	34	ICR36	32C$_H$	000FFF2C$_H$	—
PWC0 (measurment completed)	53	35	ICR37	328$_H$	000FFF28$_H$	—
PWC1 (measurment completed)	54	36	ICR38	324$_H$	000FFF24$_H$	—
PWC0 (overflow)	55	37	ICR39	320$_H$	000FFF20$_H$	—
PWC1 (overflow)	56	38	ICR40	31C$_H$	000FFF1C$_H$	—
ICU0 (capture)	57	39	ICR41	318$_H$	000FFF18$_H$	—
ICU1 (capture)	58	3A	ICR42	314$_H$	000FFF14$_H$	—
ICU2/3 (capture)	59	3B	ICR43	310$_H$	000FFF10$_H$	—
OCU0/1 (match)	60	3C	ICR44	30C$_H$	000FFF0C$_H$	—
OCU2/3 (match)	61	3D	ICR45	308$_H$	000FFF08$_H$	—
OCU4/5 (match)	62	3E	ICR46	304$_H$	000FFF04$_H$	—
Delay interrupt source bit	63	3F	ICR47	300$_H$	000FFF00$_H$	—
System reserved (Used by REALOS)	64	40	—	2FC$_H$	000FFEFC$_H$	—
System reserved (Used by REALOS)	65	41	—	2F8$_H$	000FFEF8$_H$	—

(Continued)

(Continued)

Interrupt source	Interrupt number		Interrupt level	Offset	TBR default address	RN
	10	16				
System reserved	66	42	—	2F4$_H$	000FFEF4$_H$	—
System reserved	67	43	—	2F0$_H$	000FFEF0$_H$	—
System reserved	68	44	—	2EC$_H$	000FFEEC$_H$	—
System reserved	69	45	—	2E8$_H$	000FFEE8$_H$	—
System reserved	70	46	—	2E4$_H$	000FFEE4$_H$	—
System reserved	71	47	—	2E0$_H$	000FFEE0$_H$	—
System reserved	72	48	—	2DC$_H$	000FFEDC$_H$	—
System reserved	73	49	—	2D8$_H$	000FFED8$_H$	—
System reserved	74	4A	—	2D4$_H$	000FFED4$_H$	—
System reserved	75	4B	—	2D0$_H$	000FFED0$_H$	—
System reserved	76	4C	—	2CC$_H$	000FFECC$_H$	—
System reserved	77	4D	—	2C8$_H$	000FFEC8$_H$	—
System reserved	78	4E	—	2C4$_H$	000FFEC4$_H$	—
System reserved	79	4F	—	2C0$_H$	000FFEC0$_H$	—
Used by INT instruction	80 to 255	50 to FF	—	2BC$_H$ to 000$_H$	000FFEBC$_H$ to 000FFC00$_H$	—

■ PIN STATUS IN EACH CPU STATE

Terms used as the status of pins mean as follows.
- Input enabled
- Indicates that the input function can be used.
- Input 0 fixed
- Indicates that the input level has been internally fixed to be 0 to prevent leakage when the input is released.
- Output Hi-Z
- Means the placing of a pin in a high impedance state by preventing the transistor for driving the pin from driving.
- Output is maintained.
- Indicates the output in the output state existing immediately before this mode is established.
- If the device enters this mode with an internal output peripheral operating or while serving as an output port, the output is performed by the internal peripheral or the port output is maintained, respectively.
- State existing immediately before is maintained.
- When the device serves for output or input immediately before entering this mode, the device maintains the output or is ready for the input, respectively.

• List of pin status (single chip mode)

Pin no.		Pin name	Function	At initializing		At sleep mode	At Stop mode	
QFP	LQFP			$\overline{\text{INIT}}$ = L*1	$\overline{\text{INIT}}$ = H*2		Hi-Z = 0	Hi-Z = 1
1	99	P23	SIN1	Output Hi-Z/ Input disabled	Output Hi-Z/ Input disabled	Retention of the immediately prior state	Retention of the immediately prior state	Output Hi-Z/ Input 0 fixed
2	100	P24	SOT1					
3	1	P25	SCK1					
4, 5	2, 3	P26, P27	INT6, INT7			Input enabled	Input enabled	Input enabled
6 to 9	4 to 7	P50 to P53	Ports			Retention of the immediately prior state	Retention of the immediately prior state	Output Hi-Z/ Input 0 fixed
10	8	P54	INT0			Input enabled	Input enabled	Input enabled
11	9	P55	INT1					
12	10	P56	INT2					
13	11	P57	INT3					
14	12	PG0	CKI/INT4					
15	13	PG1	PPG0/INT5					
16	14	PG2	Ports			Retention of the immediately prior state	Retention of the immediately prior state	Output Hi-Z/ Input 0 fixed
20	18	PG3	SIN2					
21	19	PG4	SOT2					
22	20	PG5	SCK2					
23 to 30	21 to 28	P40 to P47	Ports					
31, 32	29, 30	PE1, PE0	AN11, AN10					
38, 39	36, 37	PD1, PD0	AN9, AN8					
41 to 48	39 to 46	PC7 to PC0	AN7 to AN0					
51 to 56	49 to 54	P30 to P35	RTO0 to RTO5					
57, 58	55, 56	P36, P37	IC0, IC1					
59, 60	57, 58	P60, P61	IC2, IC3					
61, 62	59, 60	P62, P63	INT8, INT9			Input enabled	Input enabled	Input enabled

(Continued)

39

(Continued)

P : Selection of general purpose port, F : Selection of specified function

Pin no.		Pin name	Function	At initializing		At sleep mode	At Stop mode	
QFP	LQFP			$\overline{INIT}$ = L*1	$\overline{INIT}$ = H*2		Hi-Z = 0	Hi-Z = 1
63, 64	61, 62	P70, P71	TOT1, TOT2	Output Hi-Z/ input disabled	Output Hi-Z/ input disabled	Retention of the immediately prior state	Retention of the immediately prior state	Output Hi-Z/ Input 0 fixed
65	63	P72	DTTI					
66	64	P73	PWI0					
69	67	P74	PWI1					
70	68	P75	ADTG0					
71	69	P76	ADTG1					
72	70	P77	ADTG2					
73	71	NMI	NMI	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled
78	76	P00	PPG1	Output Hi-Z/ input disabled	output Hi-Z/ input disabled	Retention of the immediately prior state	Retention of the immediately prior state	Ouptut Hi-Z/ input 0 fixed
79	77	P01	PPG2					
80	78	P02	PPG3					
81	79	P03	PPG4					
82	80	P04	PPG5					
83	81	P05	PPG6					
84	82	P06	PPG7					
85	83	P07	PPG8					
86	84	P10	PPG9					
87	85	P11	PPG10					
88	86	P12	PPG11					
89	87	P13	PPG12					
90	88	P14	PPG13					
91	89	P15	PPG14					
96	94	P16	PPG15					
97	95	P17	Ports					
98	96	P20	SIN0					
99	97	P21	SOT0					
100	98	P22	SCK0					

*1 : $\overline{INIT}$ = L : Indicates the pin status with $\overline{INIT}$ remaining at the "L" level.

*2 : $\overline{INIT}$ = H : Indicates the pin status existing immediately after $\overline{INIT}$ transition from "L" to "H" level.

■ ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Ratings

$(V_{SS} = AV_{SS} = 0 \text{ V})$

Parameter	Symbol	Rating		Unit	Remarks
		Min	Max		
Power supply voltage	V_{CC}	$V_{SS} - 0.5$	$V_{SS} + 6.0$	V	
Analog power supply voltage	AV_{CC}	$V_{SS} - 0.5$	$V_{SS} + 6.0$	V	*1
Analog reference voltage	AVRH	$V_{SS} - 0.5$	$V_{SS} + 6.0$	V	*1
Input voltage	V_I	$V_{SS} - 0.3$	$V_{CC} + 0.3$	V	
Analog pin input voltage	V_{IA}	$V_{SS} - 0.3$	$AV_{CC} + 0.3$	V	
Output voltage	V_O	$V_{SS} - 0.3$	$V_{CC} + 0.3$	V	
L level maximum output current	I_{OL}	—	10	mA	*2
L level average output current	I_{OLAV}	—	8	mA	*3
L level total maximum output current	ΣI_{OL}	—	100	mA	
L level total average output current	ΣI_{OLAV}	—	50	mA	*4
H level maximum output current	I_{OH}	—	-10	mA	*2
H level average output current	I_{OHAV}	—	-4	mA	*3
H level total maximum output current	ΣI_{OH}	—	-50	mA	
H level total average output current	ΣI_{OHAV}	—	-20	mA	*4
Power consumption	P_D	—	600	mW	FLASH product
			600		MASK product Ta $\leq +85$ °C
			360		MASK product Ta $\leq +105$ °C *5
Operating temperature	Ta	-40	$+105$	°C	MASK product (at single chip operating)
		-40	$+85$	°C	FLASH product (at single chip operating)
Storage temperature	Tstg	-55	125	°C	

*1 : Be careful not to exceed $V_{CC} + 0.3$ V, for example, when the power is turned on.
　　Be careful not to let AV_{CC} exceed V_{CC}, for example, when the power is turned on.

*2 : The maximum output current is the peak value for a single pin.

*3 : The average output current is the average current for a single pin over a period of 100 ms.

*4 : The total average output current is the average current for all pins over a period of 100 ms.

*5 : For use at Ta = +105 °C, lower the operating frequency to reduce power consumption.

WARNING:　Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

2. Recommended Operating Conditions

(Vss = AVss = 0 V)

Parameter	Symbol	Value Min	Value Max	Unit	Remarks
Power supply voltage	V_{CC}	4.0	5.5	V	At normal operating
Analog power supply voltage	AV_{CC}	$V_{SS} + 4.0$	$V_{SS} + 5.5$	V	
Analog reference voltage	AVRH0	AV_{SS}	AV_{CC}	V	For A/D converter 0
	AVRH1	AV_{SS}	AV_{CC}	V	For A/D converter 1
	AVRH2	AV_{SS}	AV_{CC}	V	For A/D converter 2
Operating temperature	Ta	$- 40$	$+ 105$	°C	MASK product (at single chip operation)
		$- 40$	$+ 85$	°C	FLASH product (at single chip operation)

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

3. DC Characteristics

$(V_{CC} = 4.0 \text{ to } 5.5 \text{ V}, \; V_{SS} = AV_{SS} = 0 \text{ V})$

Parameter	Symbol	Pin	Conditions	Value			Unit	Remarks
				Min	Typ	Max		
"H" level input voltage	V_{IH}	Other than hysteresis input pin	—	$0.8 \times Vcc$	—	Vcc	V	
	V_{IHS}	Hysteresis input pin	—	$Vcc - 0.4$	—	Vcc	V	
Input Low Voltage	V_{IL}	Other than hysteresis input pin	—	Vss	—	$0.2 \times Vcc$	V	
	V_{ILS}	Hysteresis input pin	—	Vss	—	$Vss + 0.4$	V	
"H" level output voltage	V_{OH}	Other than port 30 to 35	$Vcc = 5.0$ V, $I_{OH} = 4.0$ mA	$Vcc - 0.5$	—	—	V	
	V_{OH2}	Port 30 to 35	$Vcc = 5.0$ V, $I_{OH} = 8.0$ mA	$Vcc - 0.7$	—	—	V	
Output Low Voltage	V_{OL}	Other than port 30 to 35	$Vcc = 5.0$ V, $I_{OL} = 4.0$ mA	—	—	0.4	V	
	V_{OL2}	Port 30 to 35	$Vcc = 5.0$ V, $I_{OL} = 12$ mA	—	—	0.6	V	
Input leak current	I_{LI}	—	$Vcc = 5.0$ V, $Vss \leq V_I \leq Vcc$	-5	—	5	µA	
Pullup resistance	R_{PULL}	$\overline{INIT}$, Pull-up pin	—	—	50	—	kΩ	
Power supply current	I_{CC}	Vcc	$Vcc = 5.0$ V, 33 MHz	—	90	100	mA	
	I_{CCS}	Vcc	$Vcc = 5.0$ V, 33 MHz	—	60	80	mA	At SLEEP
	I_{CCH}	Vcc	$Vcc = 5.0$ V, $Ta = +25$ °C	—	300	—	µA	At STOP
Input capacitance	C_{IN}	Other than Vcc, Vss, $AVcc$, $AVss$, AVRH0, 1, 2	—	—	10	—	pF	

4. FLASH MEMORY write/erase characteristics

Parameter	Conditions	Value			Unit	Remarks
		Min	Typ	Max		
Sector erase time	Ta = + 25 °C, Vcc = 5.0 V	—	1	15	s	Not including time for internal writing before deletion.
Chip erase time	Ta = + 25 °C, Vcc = 5.0 V	—	10	—	s	Not including time for internal writing before deletion.
Byte write time	Ta = + 25 °C, Vcc = 5.0 V	—	8	3,600	μs	Not including system-level overhead time.
Chip write time	Ta = + 25 °C, Vcc = 5.0 V	—	2.1	—	s	Not including system-level overhead time.
Erase/write cycle		10,000	—	—	Cycle	

5. AC Characteristics

(1) Clock Timing Ratings

$(V_{CC} = 4.0 \text{ to } 5.5 \text{ V}, \ V_{SS} = AV_{SS} = 0 \text{ V})$

Parameter	Symbol	Pin	Conditions	Value			Unit	Remarks
				Min	Typ	Max		
Clock frequency	f_C	X0 X1	—	3.6	—	12	MHz	For using the PLL within the self-oscillation enabled range, set the multiplier for the internal clock not to let the operating frequency exceed 33 MHz.
Clock cycle time	t_C	X0 X1		83.3	—	278	ns	
Internal operating clock frequency	f_{CP}	—	When 4.125 MHz is input as the X0 clock frequency and ×8 multiplication is set for the PLL of the oscillator circuit.	2.06*	—	33	MHz	CPU
	f_{CPP}			2.06*	—	33	MHz	Peripheral
Internal operating clock cycle time	t_{CP}	—		30.3	—	485*	ns	CPU
	t_{CPP}			30.3	—	485*	ns	Peripheral

* : The values assume a gear cycle of 1/16.

• Conditions for measuring the clock timing ratings

• Operation Assurance Range

Vcc (V)

Power supply

5.5 ┄┄┄

4.0 ┄┄┄

0   0.25   33 f_{CP} / f_{CPP}
                                                      (MHz)

Internal clock

• Internal clock setting range

(MHz)

Internal clock

33 ┄┄┄

16.5 ┄┄┄

4.125 ┄┄┄

CPU (CLKB) : ▬

Peripheral (CLKP) : ▬

Oscillation input clock f_C = 4.192 MHz
                         (PLL multiplied by 8)

CPU : Divided ratio for
       peripherals.

8 : 8   4 : 4   1 : 1

Notes :   • Oscillation stabilization time of PLL > 600 μs
          • The internal clock gear setting should be within the value shown in clock timing ratings table.

46

(2) Reset Input

$(V_{CC} = 4.0 \text{ to } 5.5 \text{ V}, \ V_{SS} = AV_{SS} = 0 \text{ V})$

Parameter	Sym-bol	Pin	Condi-tions	Value		Unit	Remarks
				Min	**Max**		
Init input time (at power-on and STOP mode)	t_{INTL}	INIT	—	Oscillation time of oscillator $+ t_C \times 10$	—	ns	
Init input time (other than the above)				$t_C \times 10$	—	ns	

(3) UART Timing

$(V_{CC} = 4.0 \text{ to } 5.5 \text{ V}, \quad V_{SS} = AV_{SS} = 0 \text{ V})$

Parameter	Symbol	Pin	Conditions	Value Min	Value Max	Unit	Remarks
Serial clock cycle time	t_{SCYC}	SCK0 to SCK2	Internal shift clock mode	8 t_{CYCP}	—	ns	
SCK ↓ → SOT delay time	t_{SLOV}	SCK0 to SCK2, SOT0 to SOT2		− 80	80	ns	
Valid SIN → SCK ↑	t_{IVSH}	SCK0 to SCK2, SIN0 to SIN2		100	—	ns	
SCK ↑ → valid SIN hold time	t_{SHIX}	SCK0 to SCK2, SIN0 to SIN2		60	—	ns	
Serial clock H pulse width	t_{SHSL}	SCK0 to SCK2	External shift clock mode	4 t_{CYCP}	—	ns	
Serial clock L pulse width	t_{SLSH}	SCK0 to SCK2		4 t_{CYCP}	—	ns	
SCK ↓ → SOT delay time	t_{SLOV}	SCK0 to SCK2, SOT0 to SOT2		—	150	ns	
Valid SIN → SCK ↑	t_{IVSH}	SCK0 to SCK2, SIN0 to SIN2		60	—	ns	
SCK ↑ → valid SIN hold time	t_{SHIX}	SCK0 to SCK2, SIN0 to SIN2		60	—	ns	

Notes : • There are the AC ratings for CLK synchronous mode.
　　　　 • t_{CYCP} indicates the peripheral clock cycle time.

• Internal shift clock mode

• External shift clock mode

(4) Free-run Timer Clock, PWC Input and Reload Timer Trigger Timing

$(V_{CC} = 4.0 \text{ to } 5.5 \text{ V}, V_{SS} = AV_{SS} = 0 \text{ V})$

Parameter	Symbol	Pin	Conditions	Value		Unit	Remarks
				Min	Max		
Input pulse width	t_{TIWH} t_{TIWL}	CKI PWI0, PWI1 TIN0 to TIN2	—	4 t_{CYCP}	—	ns	

Note : t_{CYCP} indicates the peripheral clock cycle time.

(5) Trigger Input Timing

$$(V_{CC} = 4.0 \text{ to } 5.5 \text{ V}, \quad V_{SS} = AV_{SS} = 0 \text{ V})$$

Parameter	Symbol	Pin	Conditions	Value		Unit	Remarks
				Min	Max		
Input capture trigger input	t_{INP}	IC0 to IC3	—	$5\ t_{CYCP}$	—	ns	
A/D activation trigger input	t_{ATGX}	ADTG0 to ADTG2	—	$5\ t_{CYCP}$	—	ns	

Note : t_{CYCP} indicates the peripheral clock cycle time.

IC0 to IC3
ADTG0 to ADTG2

t_{ATGX}, t_{INP}

6. Electrical Characteristics for the A/D Converter

$(V_{CC} = AV_{CC} = 5.0 \text{ V}, \ V_{SS} = AV_{SS} = 0 \text{ V})$

Parameter	Symbol	Pin	Value			Unit	Remarks
			Min	Typ	Max		
Resolution	—	—	—	—	10	bit	
Total error*1	—	—	− 4	—	4	LSB	At AVRHn*4 = 5.0 V
Linearity error*	—	—	− 3.5	—	3.5	LSB	
Differential linearity error*1	—	—	− 3	—	3	LSB	
Zero transition voltage*1	V_{OT}	AN0 to AN11	AVss − 3.5	AVss + 0.5	AVss + 4.5	LSB	
Full transition voltage*1	V_{FST}	AN0 to AN11	AVRH − 5.5	AVRH − 1.5	AVRH + 2.5	LSB	
Conversion time	—	—	1.2*2	—	—	µS	
Analog port Input current	I_{AIN}	AN0 to AN11	—	—	10	µA	
Analog input voltage	V_{AIN}	AN0 to AN11	AVss	—	AVRH	V	
Reference voltage	—	AVRHn	AVss	—	AVcc	V	
Analog power supply current (analog + digital)	I_A	AVcc	—	2	—	mA	Per 1 unit
	I_{AH}*3		—	—	100	µA	Per 1 unit
reference power supply current (between AVRH and AVSS)	I_R	AVRHn	—	1	—	mA	Per 1 unit AVRHn*4 = 5.0 V, at AVss = 0 V
	I_{RH}*3		—	—	100	µA	per 1 unit at STOP
Analog input capacitance	—	—	—	10	—	pF	
Inter-channel disparity	—	AN0 to AN11	—	—	4	LSB	

*1 : Measured in the CPU sleep state

*2 : Vcc = AVcc = 5.0 V, machine clock at 33 MHz

*3 : The current when the CPU is in stop mode and the A/D converter is not operating (at Vcc = AVcc = AVRHn = 5.0 V)

*4: AVRHn = AVRH0, AVRH1, AVRH2

Note : The above does not guarantee the inter-unit accuracy.
Set the output impedance of the external circuit $\leq 2 \text{ k}\Omega$.

Definition of A/D Converter Terms

- Resolution : Analog variation that is recognized by an A/D converter.
- Linearity error : Zero transition point (00 0000 0000 $\longleftrightarrow$ 00 0000 0001)   and full-scale transition point. Difference between the line connected (11 1111 1110 $\longleftrightarrow$ 11 1111 1111) and actual conversion characteristics.
- Differential linearity error : Deviation of input voltage, that is required for changing output code by 1 LSB, from an ideal value.
- Total error : This error indicates the difference between actual and ideal values, including the zero transition error/full-scale transition error/linearity error.

Total error

$$\begin{array}{l} \text{1LSB'} \\ \text{(Ideal value)} \end{array} = \frac{\text{AVRH} - \text{AV}_{SS}}{1024} \ [V] \quad \text{Total error of digital output N} = \frac{V_{NT} - \{1\ \text{LSB'} \times (N-1) + 0.5\ \text{LSB'}\}}{1\ \text{LSB'}}$$

$$\begin{array}{l} V_{OT}' \\ \text{(Ideal value)} \end{array} = \ \text{AV}_{SS} + 0.5\ \text{LSB'} \ \ [V]$$

$$\begin{array}{l} V_{FST}' \\ \text{(Ideal value)} \end{array} = \ \text{AVRH} - 1.5\ \text{LSB'} \ \ [V] \quad V_{NT} : \text{A voltage at which digital output transitions from } (N+1) \text{ to N.}$$

(Continued)

(Continued)

Linearity error   Differential linear error

$$\text{Linearity error in digital output N} = \frac{VNT - \{1\ LSB \times (N-1) + VOT\}}{1\ LSB}\ [LSB]$$

$$\text{Differential linearity error in digital output N} = \frac{V_{(N+1)T} - V_{NT}}{1\ LSB} - 1\ [LSB]$$

$$1\ LSB = \frac{V_{FST} - V_{OT}}{1022}\ [V]$$

V_{OT} : A voltage at which digital output transitions from 000_H to 001_H.

V_{FST} : A voltage at which digital output transitions from $3FE_H$ to $3FF_H$.

54

■ EXAMPLE CHARACTERISTICS

"H" Level Output Voltage vs.
Power Supply Voltage

"L" Level Output Voltage vs.
Power Supply Voltage

Pull-up Resistor vs. Power Supply Voltage

Power Supply Current vs. Power Supply Voltage

Power Supply Current vs. Internal Operation Frequency (MB91263)

- –·–· 4.0 V
- ······· 4.5 V
- – – · 5.0 V
- ——— 5.5 V

(Continued)

(Continued)

Power Supply Current (at sleep) vs.
Power Supply Voltageage

Power Supply Current (at stop) vs.
Power Supply Voltage

A/D Conversion Block Per 1 Unit (33 MHz)
Analog Power Supply Current vs.
Power Supply Voltage

A/D Conversion Block Per 1 Unit (33 MHz)
Reference Voltage Supplying Current vs.
Power Supply Voltage

■ **ORDERING INFORMATION**

Part number	Package	Remarks
MB91F264BPF-G	100-pin plastic QFP (FPT-100P-M06)	
MB91F264BPF-G-E1		Lead-free Package
MB91F264BPFV-G	100-pin plastic LQFP (FPT-100P-M05)	
MB91F264BPFV-G-E1		Lead-free Package
MB91263BPF-G-xxx-BND	100-pin plastic QFP (FPT-100P-M06)	
MB91263BPF-G-xxx-BNDE1		Lead-free Package
MB91263BPFV-G-xxx-BND	100-pin plastic LQFP (FPT-100P-M05)	
MB91263BPFV-G-xxx-BNDE1		Lead-free Package

■ PACKAGE DIMENSION

100 - pin plastic QFP
(FPT-100P-M06)

Note 1) * : These dimensions do not include resin protrusion.
Note 2) Pins width and pins thickness include plating thickness.
Note 3) Pins width do not include tie bar cutting remainder.

23.90±0.40(.941±.016)
*20.00±0.20(.787±.008)

80   51
81   50

0.10(.004)

17.90±0.40
(.705±.016)
*14.00±0.20
(.551±.008)

INDEX

100   31
1   30

0.65(.026)   0.32±0.05
(.013±.002)   ⊕ 0.13(.005) Ⓜ

0.17±0.06
(.007±.002)

Details of "A" part

3.00 +0.35 −0.20
(.118 +.014 −.008)
(Mounting height)

0.25(.010)

0~8°

0.80±0.20
(.031±.008)

0.25±0.20
(.010±.008)
(Stand off)

0.88±0.15
(.035±.006)

"A"

Ⓒ 2002 FUJITSU LIMITED F100008S-c-5-5

Dimensions in mm (inches)
Note: The values in parentheses are reference values.

(Continued)

(Continued)

100-pin plastic LQFP
(FPT-100P-M05)

Note 1) * : These dimensions do not include resin protrusion.
Note 2) Pins width and pins thickness include plating thickness.
Note 3) Pins width do not include tie bar cutting remainder.

16.00±0.20(.630±.008)SQ

*14.00±0.10(.551±.004)SQ

INDEX

0.08(.003)

Details of "A" part

"A"

$1.50^{+0.20}_{-0.10}(.059^{+.008}_{-.004})$
(Mounting height)

0°~8°

0.50±0.20
(.020±.008)

0.60±0.15
(.024±.006)

0.10±0.10
(.004±.004)
(Stand off)

0.25(.010)

0.145±0.055
(.0057±.0022)

0.50(.020)

0.20±0.05
(.008±.002)

0.08(.003) Ⓜ

© 2003 FUJITSU LIMITED F100007S-c-4-6

Dimensions in mm (inches)
Note: The values in parentheses are reference values.

FUJITSU LIMITED