											RI	EVIS	ION	S												
LTR								DES	CRIP	TION	l								DAT	E (Y	R-MO	-DA)	A	PPR	OVED	
E	Char Add in D	ven	dor	CAG															19	87 J	JUN	29	29 M.A. Fyl.			
F	CAGE vend and Also	Add the Z package to device types 08 and 09. Add vendor CAGE 61394 to devices 01ZX, 02ZX, 08ZX and 09ZX. Deleted vendor similar part number AM27128-45/BUA from devices 01ZX and 02ZX in paragraph 6.4. Changes to table I and table II. Also changes to recommended operating conditions and figure 2. Editorial changes throughout.										H	ŀ													
CIII	DDE	:Ni	т (٠٨.	GF	: ^	ΟΓ)F	67	'26	· ·															
CUI	RRE	EN'	T C	: A:	GE	E C	OE	DΕ	67	'26	8	1	ī				<u> </u>				Ţ ···					
REV		EN'	тс	A	GE	E C	OE	ÞΕ	67	26	8	ļ	ļ													
REV SHEET				: A	GE	c	OE	Œ	67	26	8															
REV SHEET REV		F 22	Ε	A	GE	C	OI	DE	67	26	8															
REV SHEET REV SHEET		F			GE	C	O[DE F	67		8	E	F	F	Ē	F	E	E	E	E	E	Ē	E	E	Ε	E
REV SHEET REV	ATUS	F	E 23		GE					F		_	F 8	H		F		E 13		$\overline{}$	<u> </u>	<u> </u>		┝	E 20	<u> </u>
REV SHEET REV SHEET REV STA OF SHE	ATUS EETS /A NDA MILIT DRAV	F 22 RD	E 23 REV SHE	ET		F 1 PBE	F 2	F 3 DBY	F 4	F 5	F 6	7	8	9 M	10	11 DEFE	12 NSE	13 ELEC DAY	14 TRO TON,	NICS OHK	16 S SU O 45	17 PPLY	18	19	<u> </u>	21

U.S. GOVERNMENT PRINTING OFFICE: 1987 — 748-129/60912


5962-E1036

DISTRIBUTION STATEMENT A. Approved for public release; distribution is unlimited.

SCOPE

1.1 Scope. This drawing describes device requirements for class B microcircuits in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices".

1.2 Part number. The complete part number shall be as shown in the following example:



1.2.1 Device types. The device types shall identify the circuit function as follows:

Device type	Generic number	Circuit	Access	Program method
01	(see 6.4)	16,384 x 8 - Bit UV EPROM	450 ns	C
02	(see 6.4)	16.384 x 8 - Bit UV EPROM	250 ns	С
03	(see 6.4)	16,384 x 8 - Bit UV EPROM	200 ns	В
03 04	(see 6.4)	16,384 x 8 - Bit UV EPROM	300 ns	В
	(see 6.4)	16,384 x 8 - Bit UV EPROM	250 ns	В
05	(see 6.4)	16,384 x 8 - Bit UV EPROM	150 ns	В
06		16,384 x 8 - Bit UV EPROM	110 ns	В
07	(see 6.4)	16.384 x 8 - Bit UV EPROM	200 ns	Ċ
08	(see 6.4)	16,384 x 8 - Bit UV EPROM	300 ns	Č
09	(see 6.4)	10,304 X 0 - BIT UV EPRUM	300 HS	•

1.2.2 <u>Case outlines</u>. The case outlines shall be as designated in appendix C of MIL-M-38510, and as follows:

Outline letter

Y
D-10 (28-pin, 1.490" x .610" x .232"), dual-in-line package
C-12 (32-terminal, .560" x 458" x .120"), rectangular chip carrier
package

1.3 Absolute maximum ratings. 2/

1/ Lid shall be transparent to permit ultraviolet light erasure.

2/ All voltages referenced to VSS.

STANDARDIZED MILITARY DRAWING	SIZE A		82025
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 2

DESC FORM 193A SEP 87

± U. S. GOVERNMENT PRINTING OFFICE: 1988--550-547

1.4 Recommended operating conditions.

High level program input voltage $V_{IN}(PR)$ - - - - - 12.5 V dc \pm .5 V dc (program method B)

2. APPLICABLE DOCUMENTS

2.1 Government specification and standard. Unless otherwise specified, the following specification and standard, of the issue listed in that issue of the Department of Defense Index of Specifications and Standards specified in the solicitation, form a part of this drawing to the extent specified herein.

SPECIFICATION

MILITARY

MIL-M-38510 - Microcircuits, General Specification for.

STANDARD

MILITARY

MIL-STD-883 - Test Methods and Procedures for Microelectronics.

(Copies of the specification and standard, required by manufacturers in connection with specific acquisition functions should be obtained from the contracting activity or as directed by the contracting activity.)

- 2.2 Order of precedence. In the event of a conflict between the text of this drawing and the references cited heren, the text of this drawing shall take precedence.
 - 3. REQUIREMENTS
- 3.1 Item requirements. The individual item requirements shall be in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices" and as specified herein.
- 3.2 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MIL-M-38510 and herein.
 - 3.2.1 Terminal connections. The terminal connections shall be as specified on figure 1.
 - 3.2.2 Truth tables.
- 3.2.2.1 Unprogrammed or erased devices. The truths table for unprogrammed devices shall be as specified on figure 2.
- 3.2.2.2 Programmed devices. The requirements for supplying programmed devices are not part of this drawing.
 - 3.2.3 Logic diagram. The logic diagram shall be as specified on figure 3.
 - 3.2.4 Case outlines. The case outlines shall be in accordance with 1.2.2 herein.

STANDARDIZED MILITARY DRAWING	SIZE A		82	2025	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	•	SHEET 3	-

DESC FORM 193A SEP 87

☆ U. S. GOVERNMENT PRINTING OFFICE: 1988—550-547

VOH VOH IOH		V _{CC} = 4 V _{CC} = 5 V _{CC} = 5 V _{CC} = 5	cified .5 V .25 V .5 V	subg	2, 3 2, 3	Device types		0.4 0.45	V V I μA
I _{OH}	I _{OL} = 2.1 mA I _{OL} = 2.1 mA V _{CC} = 5.5 V 1 V _{OUT} = 5.5 V 1 V _{OUT} = 0.1 V	V _{CC} = 5 V _{CC} = 5 V _{CC} = 5	5.25 V 5.5 V 5.25 V	1,	2, 3	08, 09 03 - 07 01, 02 08, 09 03 - 07 01, 02 08, 09 03 - 07 01, 02,	-10	10	V μΑ
I _{OH}	V _{CC} = 5.5 V 1	V _{CC} = 5	.25 V	1,	2, 3	01, 02 108, 09 103 - 07 101, 02 108, 09 103 - 07 101, 02,		10	 μ Α
I _{OL}	VOUT = 5.5 V 1 VOUT = 0.1 V VOUT = 0.1	/ Y _{CC} = 5	5.5 V			01, 02 08, 09 03 - 07	-10	10	μА
	V _{OUT} = 0.1 V	V _{CC} = 5	5.5 V	1,	2, 3	01, 02,		<u> </u>	
I _{IH}	 V _{IN} = 5.5 V	1	i.5 V	1		1	<u> </u>	10	μ Α
•	i		deselected .25 V 2/	l	-	 01, 02, 08, 09 03 - 07	1	10	μА
IIL		Outputs	.1 V deselected .25 V	-	2, 3	1	1	1 -10	μА
Vpp		•		1,	2, 3	 01, 02, 08, 09	ν _{CC}	v _{çç}	٧
VIL	V _{CC} = 5.5 V 3	/				T	1		٧
V _{IH}	$V_{CC} = 4.5 \text{ V} \underline{3}$	/		1,	2, 3	 01, 02, 08, 09	2.0	6.5	٧
Ірр	 Vpp = 5.5 V 			1,	2, 3	A11		5	mA
I _{SB}	 Outputs open CE = V _{IH} 	""		1,	2, 3	108, 09	! 	50	mA
of table	е.	-	-						
RAWI	NG _	SIZE A	Ipraeo	W LEVE					
	V _{PP} V _{IL} V _{IH} I _{PP} I _{SB} of tabl	V _{PP} V _{IL}	V _{IN} = 0 Outputs V _{CC} = 5 V _{IN} = 0 V _{IL}	VIN = 0.1 V	VIN = 0.1 V	VIN = 0.1 V Outputs deserected V _{CC} = 5.25 V V _{IN} = 0.4 V 2/ V _{IL}	VIN = 0.1 V 08, 09 03 - 07 07 08, 09 03 - 07 08, 09 03 - 07 08, 09 08,	VIN = 0.1 V 08, 09 03 - 07	V _{IN} = 0.1 V 08, 09 03 - 07 -10

★ U. S. GOVERNMENT PRINTING OFFICE: 1988-550-54

TA	BLE I.	Electrical perfo	rmance characteris	tics - Contin	ued.		
Test	 Symbol 	j -55°C <	nditions ⊆ T _{C ≤} 125°C, wise specified	Group A subgroups 	Device types	Limits Min Ma	x Unit
Supply current <u>2</u> /	I ICC	 Outputs open OE = CE = VIL	V _{CC} = 5.5 V V _{CC} = 5.25 V		01, 02 08, 09 03, 04, 05	15 14	
Input capacitance 2/ 5/	CI	V _{IN} = 0 V, f = 1 T _C = +25°C	l MHz	4	A11		6 pF
Output capacitance 5/	C ₀		1 MHz	4	A11	1	2 pF
Address access time	tAVQV	<u>2/ 6/</u> V _{CC} = 5.25 V See figure 5 	ICE = DE = VIL	9, 10, 11	01 02,05 03,08 04,09 06 07	25 20	0 0 0
Output enable to high Z	t _{DF} 7/	 	CE = VIL	9, 10, 11	01 02,08, 09 03 04 05 06	6 8 6	0 ns 0 5 5 5 5 5
Output hold from address change	 t _{OH} <u>7</u> /	 	ICE = OE = VIL	9, 10, 11	A11 	0	l ns
Chip enable access time	tELQV	 	OE = VIL	9, 10, 11	01 02,05 03,08 04,09 06	20	0 0 0 0
Output enable data on time	toLQV	T 	ICE = VIL	9, 10, 11	01 02,05 03 04 06	10 8 11 6	5 1

STANDARDIZED MILITARY DRAWING	SIZE A		8	2025	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	F	SHEET	5

Connect all address inputs and $\overline{\text{OE}}$ to V_{IH} and measure I_{OL} and I_{OH} with the output under test connected to V_{OUT} .

Outputs shall be loaded in accordance with figure 4.

Tests for all input and control pins.

Vpp may be connected directly to V_{CC} except during programming. The supply current would then be the sum of I_{CC} and I_{PP} .

All pins not being tested are to be grounded.

- 6/ Equivalent ac test conditions (actual load condition vary by tester).

 Output load: 1 TTL gate and C_L = 100 pF.

 Input rise and fall times < 20 ns.
 Input pulse levels: 0.4 V and 2.4 V.

 Timing measurement reference levels:
 Inputs = 1 V and 2 V.
 Outputs = 0.8 V and 2 V.
- 7/ AC testing enable to three-state shall be tested initially and after any design changes.
- 3.3 <u>Electrical performance characteristics</u>. Unless otherwise specified, the electrical performance characteristics are as specified in table I and apply over the full case operating temperature range.
- 3.4 Marking Marking shall be in accordance with MIL-STD-883 (see 3.1 herein). The part shall be marked with the part number listed in 1.2 herein. In addition, the manufacturer's part number may also be marked as listed in 6.4 herein.
- 3.5 Processing EPROMS. All testing requirements and quality assurance provisions herein shall be satisfied by the manufacturer prior to delivery.
- 3.5.1 Erasure of EPROMS. When specified, devices shall be erased in accordance with the procedures and characteristics specified in 4.4.
- 3.5.2 Programmability of EPROMS. When specified, devices shall be programmed to the specified pattern using the procedures and characteristics specified in 4.5 and 4.6 and tables III, IV, and V.
- 3.5.3 Verification of erasure of programmability of EPROMS. When specified, devices shall be verified as either programmed to the specified pattern or erased. As a minimum, verification shall consist of performing a functional test (subgroup 7) to verify that all bits are in the proper state. Any bit that does not verify to be in the proper state shall constitute a device failure, and shall be removed from the lot.
- 3.6 Certificate of compliance. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in 6.4. The certificate of compliance submitted to DESC-ECS prior to listing as an approved source of supply shall state that the manufacturer's product meets the requirements of MIL-STD-883 (see 3.1 herein) and the requirements herein.
- 3.7 Certificate of conformance. A certificate of conformance as required in MIL-STD-883 (see 3.1 herein) shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 Notification of change. Notification of change to DESC-ECS shall be required in accordance with MIL-STD-883 (see 3.1 herein).
- 3.9 <u>Verification and review</u>. DESC, DESC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
 - 4. QUALITY ASSURANCE PROVISIONS
- 4.1 Sampling and inspection. Sampling and inspection procedures shall be in accordance with section 4 of MIL-M-38510 to the extent specified in MIL-STD-883 (see 3.1 herein).

STANDARDIZED MILITARY DRAWING	SIZE A		8	2025	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	F	SHEET 6	

☆ U. S. GOVERNMENT PRINTING OFFICE: 1988---549-904

- 4.2 Screening. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:
 - a. Burn-in test, method 1015 of MIL-STD-883.
 - (1) Test condition A or D using the circuit submitted with the certificate of compliance (see 3.5 herein).
 - (2) $T_A = +125^{\circ}C$, minimum.
 - b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.
 - c. A data retention stress test shall be included as part of the screening procedure and shall consist of the following steps:

Margin test method A

- Program greater than 95 percent of the bit locations, including the slowest programming cell (see 3.5.2).
- (2) Bake, unbiased, for 12 hours at +200°C.
- (3) Perform a margin test using $V_m = V_{CC} = 6.0 \text{ V}$ at +25°C using loose timing.
- (4) Erase device, then program 45 percent to 50 percent of the bits to a worst case speed pattern.
- (5) Perform dynamic burn-in (see 4.2a).
- (6) Perform a margin test using $V_m = V_{CC} = 6.0 \text{ V}$ at +25°C.
- (7) Perform 100 percent electrical testing at +125°C, +25°C, and -55°C.
- (8) Erase device (see 3.5.1), except devices submitted for groups A, B, C, and D testing.
- (9) Verify erasure (see 3.5.3).

Margin test method B

- (1) Program greater than 95 percent of the bit locations, including the slowest programming cell (see 3.5.2). The remaining cells shall provide a worst case speed pattern.
- (2) Bake, unbiased, for 72 hours at +140°C to screen for data retention lifetime.
- (3) Perform a margin test using $V_m = +6.0 \text{ V}$ at $+25^{\circ}\text{C}$ using loose timing (i.e., $t_{ACC} = 1 \mu s$).
- (4) Perform dynamic burn-in (see 4.2a).
- (5) Margin at $V_m = 6.0 \text{ V}$.
- (6) Perform electrical tests (see 4.2).
- (7) Erase (see 3.5.1), except devices submitted for groups A, B, C, and D testing.
- (8) Verify erasure (see 3.5.3).

STANDARDIZED MILITARY DRAWING	SIZE A		8	2025	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	E	SHEET	7

DESC FORM 193A SEP 87

★ U. S. GOVERNMENT PRINTING OFFICE: 1988---549-904

Margin test method C

- (1) Program, at +25°C, greater than 95 percent pattern (ex. diagonal "1's) (see 3.5.2).
- (2) Bake, unbiased, for 8 hours at +200°C or 24 hours at +170°C or 72 hours at +150°C.
- (3) Test at +95°C (see 3.5.3), including a margin test at V_m = +6 V and loose timing (i.e., t_{ACC} = 1 μs).
- (4) Erase (see 3.5.1).
- (5) Program at +25°C with a 50 percent pattern (ex. checkerboard bar) (see 3.5.2). (programmed with checkerboard at wafer sort).
- (6) Test at +125°C (see 3.5.3).
- (7) Burn-in (see 4.2a).
- (8) Test at +125°C (see 3.5.3).
- (9) Test at -55°C (see 3.5.3).
- (10) Erase (see 3.5.1). Devices may be submitted for groups A, B, C, and D testing at this point.
- (11) Verify erasure at +25°C (see 3.5.3).
- 4.3 Quality conformance inspection. Quality conformance inspection shall be in accordance with method 5005 of MIL-STD-883 including groups A, B, C, and D inspections. The following additional criteria shall apply.

4.3.1 Group A inspection.

- a. Tests shall be as specified in table II herein.
- b. Subgroups 5 and 6 in table I, method 5005 of MIL-STD-883 shall be omitted.
- c. Subgroup 4 ($C_{\rm I}$ and $C_{\rm O}$ measurements) shall be measured only for the initial test and after process or design changes which may affect capacitance.
- d. All devices selected for testing shall be programmed with a checkerboard pattern or equivalent. After completion of all testing, the devices shall be erased and verified (except devices submitted for groups C and D testing).

4.3.2 Groups C and D inspections.

- a. End-point electrical parameters shall be as specified in table II herein.
- b. Steady-state life test conditions, method 1005 of MIL-STD-883.
 - (1) Test condition A or D using the circuit submitted with the certificate of compliance (see 3.5 herein).
 - (2) $T_A = +125^{\circ}C$, minimum.
 - (3) Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

STANDARDIZED MILITARY DRAWING	SIZE A		82	2025
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL		SHEET 8

DESC FORM 193A SEP 87

- 4.4 Erasing procedure. The device is erased by exposure to high intensity short wave ultraviolet light at a wavelength of 253.7 nm. The recommended integrated dose (i.e., UV intensity times exposure time) is 15 W-s/cm^2 . An example of an ultraviolet source which can erase the device in 30 minutes is the Model S52 short wave ultraviolet lamp. The lamp should be used without short wave filters and the EPROM should be placed about 1 inch away from the lamp tubes. After erasure, all bits are in the high state.
- 4.5 Programming procedure for methods A and C. The programming characteristics in tables III and Y and the following procedure shall be used for programming the device.
 - a. Connect the device in the electrical configuration for programming the waveforms of figure 6, and programming characteristics of tables III and V shall apply.
 - b. Initially and after each erasure, all bits are in the high "H" state. Information is introduced by selectively programming "L" into the desired bit locations. A programmed "L" can be changed to an "H" by ultraviolet light erasure (see 4.4).
 - c. Programming occurs when Vpp is 21.0 V ±0.5 V, and chip enable and PGM are brought low.
- 4.6 Programming procedure for method B. The programming characteristics in table IV and the following procedure shall be used for programming the device.
 - a. Connect the device in the electrical configuration for programming the waveforms of figure 7, and programming characteristics of table IV shall apply.
 - b. Initially and after each erasure, all bits are in the high "H" state. Information is introduced by selectively programming "L" into the desired bit locations. A programmed "L" can be changed to an "H" by ultraviolet light erasure (see 4.4).
 - c. Programming occurs when Vpp is 12.5 V ± 0.5 V, and chip enable and \overline{PGM} are brought low.

TABLE II. Electrical test requirements.

MIL-STD-883 test requirements	Subgroups (per method 5005, table I)
 Interim electrical parameters (method 5004)	
 Final electrical test parameters (method 5004)	 1*, 2, 3, 8, 9, 10, 11
 Group A test requirements (method 5005)	 1, 2, 3, 7, 8,
 Groups C and D end-point electrical parameters (method 5005)	2, 8(Hot), 10


NOTES:

- (*) indicates PDA applies to subgroup 1 (see 4.2).
 Any or all subgroups may be combined when
- when using a high speed tester.

 3. Subgroups 7 and 8 shall consist of verifying the pattern specified.
- 4. For all electrical tests, the device shall be programmed to the pattern specified.

SIZE **STANDARDIZED** Α 82025 **MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER REVISION LEVEL** SHEET DAYTON, OHIO 45444 9

DESC FORM 193A SEP 87



Powered by ICminer.com Electronic-Library Service CopyRight 2003

Mode/pins	CE	ŌΕ	PGM	pA	Vpp	Vcc	Outputs
Programming method	l I B	l l B	i B	l B	В	l B	B B
 Outside disable 	۷IL	AIH	I AIH	X	Vcc	VCC	High Z
 Read 	AIL	VIL	AIH	Х	Vcc	VCC	D _{OUT}
Standby	AIH	X	X	X	Vcc	Vcc	High Z
 Program inhibit 	V _{IL}	 X 	i I X	X	Vpp	V _{CC}	High Z High Z
 Program verify 	V _{IL}	AIT	I A ^{IH}	X	Vpp	V _{CC}	I D _{OUT}
 Intelligent identifier 	۸ ^{IL}	ι Α ^{ΙΓ}	ν _{IH}	٧ _H	v _{cc}	V _{CC}	Code
Intelligent programming	AIF	AIH	V _{IL}	X	Vpp	v _{cc}	DIN

Device types 03 through 07

- NUIES:

 1. It is recommended that verification for method B devices be performed after the completion of programming all bytes.

 2. X means the input is a "don't care".

 3. Using the intelligent programming algorithm (method B) allows the device to be programmed in a faster time.

 4. V_H = 12 V ±0.5 V.

Device types 01, 02, 08, and 09

Mode/pins	CE	OE	PGM	l Vpp I	Vcc	Outputs
Read	\ \VIL	\V _{IL}	AIH	Vcc	Vcc	DOUT
Outside disable	AIF	ν _{IH}	AIH	Vcc	V _{CC}	High Z
Standby	V _{IH}	X	х	Vcc	Vcc	High Z
Program	V _{IL}	A ^{IH}	VIL	l V _{PP}	V _{CC}	1 DIN
Program verify	V _{IL}	VIL	VIH	V _{PP}	VCC	DOUT
Program inhibit	ΛIΗ	X	X	 Vpp	v _{CC}	High Z
Silicon signature* (intelligent identifier)	i AIF	V _{IL}	γIH	Vcc	vcc	Encoded data


- NOTES: 1. X can be either \mathbf{V}_{IL} or $\mathbf{V}_{IH}.$
- 2. *For silicon signature (tm) (intelligent identifier) AO is toggled. A9 = 12 ± 0.5 V, and all other addresses are at TTL low (V_{IL}).

FIGURE 2. Truth tables for unprogrammed devices.


STANDARDIZED SIZE 82025 Α **MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER REVISION LEVEL** SHEET DAYTON, OHIO 45444 11

DESC FORM 193A SEP 87


☆ U. S. GOVERNMENT PRINTING OFFICE: 1988-550-547




★ U. S. GOVERNMENT PRINTING OFFICE: 1968—549-90



Secs. Government printing office: 1987 748-129-60913



- 57 U.S. GOVERNMENT PRINTING OFFICE: 1987 - 748-129-609



☆U.S. GOVERNMENT PRINTING OFFICE: 1987 - 748-129-609

TABLE III. Programming characteristics for method A. Conditions $V_{CC} = 4.75 \text{ V to } 5.25 \text{ V } 1/2/T_A = +25 \text{ C}$ unless otherwise specified Symbol Limits Unit Parameter Min Max IVIL ٧ Input low voltage 0.8 ٧ Input high voltage IVIH 2.2 IV_{CC}+1 Input leakage current $0.4 \text{ V} \leq \text{V}_{\text{IN}} \leq 5.25 \text{ V}$ $|I_{IL}|$ -10 +10 μА Programming voltage 20.5 21.5 ٧ VPP CE = PGM = VIL Programming supply current Ipp2 30 mΑ (program) Programming supply current|Ipp3 5 mΑ (program verify) 5 mΑ Programming supply current| Ipp4 (program inhibit) V_{CC} supply current (program inhibit) 50 CE = VIH mΑ IIcc1 V_{CC} supply current (program and verify) 150 mΑ ICC2 Address setup time 2 μS tAS 2 Data setup time μS tps Address hold time 0 tAH μS Data hold time 2 μS t_{DH} 45 55 Program pulse width ms tpN Vpp setup time 2 μS tps 150 ns Output enable setup time |toes See footnotes at end of table. SIZE **STANDARDIZED** Α 82025 **MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER** REVISION LEVEL SHEET DAYTON, OHIO 45444 Ε 16

DESC FORM 193A SEP 87

± U. S. GOVERNMENT PRINTING OFFICE: 1988--549-904

Parameter	Symbol	Conditions Symbol V _{CC} = 4.75 V to 5.25 V <u>1</u> / <u>2</u> /				
		$T_A = +25$ °C unless otherwise specified	 Min	Max	<u> </u>	
Chip enable setup time	tces		2		μS	
Chip enable to output	t _{DFP}		0	130	ns	

 $[\]underline{1}$ / t_f = t_r = 20 ns; V_{IL} = 0.45 V; V_{IH} = 2.4 V; reference levels 0.8 V and 2.0 V.

STANDARDIZED
MILITARY DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

SIZE
A
82025

REVISION LEVEL
E
17

DESC FORM 193A SEP 87

★ U. S. GOVERNMENT PRINTING OFFICE: 1988—549-904

²/ V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP} .

TAB	LE IV. PI	ogramming characteristics for method B.	e A Torres Brief	· · · · · · · · · · · · · · · · · · ·	******************************
Test	 Symbol 	Conditions $1/$ $V_{CC} = 6.0 \text{ V } \pm 0.25 \text{ V}, \text{ Vpp} = 12.5 \text{ V } \pm 0.5 \text{ V}$ $V_{A} = \pm 25 \text{ C}$ unless otherwise specified	Lin	nits Max	l Unit
Input current (all inputs)	IIL	VIN = VIL or VIH		10	₹ μΑ
Input low level (all inputs)	۷I۲			0.8	٧
Input high level	V _{IH}	1 	2.0	V _{CC} +1	V
Output low voltage during verify	v _{oL}	I I _{OL} = 2.1 mA		0.45	٧
Output high voltage during verify	V _{OH}	I I _{OH} = -400 μA	2.4	<u> </u>	٧
V _{CC} supply current (program and verify)	ICC			120	l mA
<pre>Vpp supply current (program)</pre>	Ірр	CE = VIL		50	mA
A9 intelligent identifier voltage	V _{ID}	 	11.5	12.5	٧
Address setup time	tAS		2	1	μS
Output enable setup time	t _{OES}		 2 	 	μS
Data setup time	t _{DS}		2] 	l μs
Address hold time	tah		0		μS
Data hold time	t _{DH}		2		μS
Output enable to output float delay	t _{DFP}	2/	0	130	ns
Vpp setup time	tps		 2 	 	μS
V _{CC} setup time	tcs		2] 	l μS
See footnotes at end of tab	le.				
STANDARDIZEI MILITARY DRAW		SIZE A	82025		
MILIAMY DRAVY DEFENSE ELECTRÓNICS SUPI DAYTON, OHIO 4544	YLY CENTER	REVISION LEVEL	SHEE	T 18	

U. S. GOVERNMENT PRINTING OFFICE: 1988—549-90

TABLE IV.	Program	ming characteristics for method ${\mathtt B}$ - Continuo	ed.		
Test	 Symbol	Conditions 1/ $V_{CC} = 6.0 \text{ V} \pm 0.25 \text{ V}, V_{pp} = 12.5 \text{ V} \pm 0.5 \text{ V}$ $T_{A} = +25 \text{ C}$ unless otherwise specified	Lir Min I	nits Max 	∏ Unit
PGM initial program pulse width	t _{PW}	3/	0.95	1.05	ms
PGM overprogram pulse width	t _{OPW}	4/	1.9	78.75	ms
Data valid from $\overline{\text{OE}}$	t _{OE}		 	150	ns

- 1/ V_{CC} must be applied simultaneously or before Vpp and removed simultaneously or after Vpp.
- 2/ This parameter is only sampled and is not 100 percent tested. Output float is defined as the point where data is no longer driven see timing diagram on figure 7.
- 3/ Initial program pulse width tolerance is 1 ms ±5 percent.
- $\frac{4}{2}$ The length of the overprogram pulse may vary from 1.9 ms to 78.75 ms as a function of the iteration counter value X.

STANDARDIZED
MILITARY DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

SIZE
A
82025

REVISION LEVEL
E
19

DESC FORM 193A SEP 87

TABLE V. Programming characteristics for method C. Conditions 1/ TA = +25°C ±5°C Limits Symbol Unit Test |5.75 V < V_{CC} < 6.25 V, 20.5 V < V_{PP} < 21.5 V | Min | Max | unless otherwise specified μΑ 10 Input current (all inputs) VIN = VIL or VIH IIL 0.8 ٧ Input low level (all **VIL** inputs) 2.0 VCC+1 ٧ v_{IH} Input high level ٧ $I_{OL} = 2.1 \text{ mA}$ 0.45 Output low voltage during v_{OL} verify 2.4 ٧ Output high voltage during VOH $I_{OH} = 400 \mu A$ verify 120 mΑ V_{CC} supply current (program and verify) ICC 50 mΑ Vpp supply current
 (program) CE = VIL Ірр 111.5 | 12.5 ٧ A9 intelligent identifier V_{ID} voltage 2 μS Address setup time tas 2 шS OE setup time toES 2 μS Data setup time tos Address hold time шS tAH 2 μS Data hold time tDH 0 130 ns Output enable to output 2/ tDFP float delay 2 μS Vpp setup time tps 2 μS V_{CC} setup time tcs See footnotes at end of table. SIZE **STANDARDIZED** A 82025 MILITARY DRAWING **REVISION LEVEL** SHEET **DEFENSE ELECTRONICS SUPPLY CENTER** 20 DAYTON, OHIO 45444

DESC FORM 193A SEP 87

± U. S. GOVERNMENT PRINTING OFFICE: 1908--549-904

TABLE V.	Progra	mming characteristics for method C - Continued	•		
Test	 Symbol	Conditions I/	L TI	Unit	
lest	 	TA = +25°C ±5°C 15.75 V \(\leq \text{VCC} \(\leq \leq \leq \leq \leq \leq \leq \leq	Min	Max)
PGM initial program pulse width	tpW		0.95	1.05	ms
PGM overprogram pulse width	topw	:	2.85	78.75	ms
Data valid from OE	t _{OE}) 	150	ns
CE setup time	tces		2		μS

^{1/} V_{CC} must be applied simultaneously or before Vpp and removed simultaneously or after Vpp.

STANDARDIZED
MILITARY DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

SIZE
A
82025

REVISION LEVEL
E
21

DESC FORM 193A SEP 87

U. S. GOVERNMENT PRINTING OFFICE: 1988--549-90

^{2/} Tested by inference only.

- 5. PACKAGING
- 5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-M-38510.
 - 6. NOTES
- 6.1 <u>Intended use.</u> Microcircuits conforming to this drawing are intended for use when military specifications do not exist and qualified military devices that will perform the required function are not available for OEM application. When a military specification exists and the product covered by this drawing has been qualified for listing on QPL-38510, the device specified herein will be inactivated and will not be used for new design. The QPL-38510 shall be the preferred item for all applications.
- 6.2 <u>Replaceability.</u> Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
- 6.3 Comments. Comments on this drawing should be directed to DESC-ECS, Dayton, OH 45444, or telephone 513-296-5375.
- 6.4 Approved sources of supply. Approved sources of supply are listed herein. Additional sources will be added as they become available. The vendors listed herein have agreed to this drawing and a certificate of compliance (see 3.6) has been submitted to DESC-ECS.

Military drawing part number	Vendor CAGE number	Vendor similar part number 1/	Programming method 	Margin test method
8202501YX	61394	TDM27128-450	C	c i
18202501ZX	61394	ILM27128-450	i c	c j
18202502YX	61394	TDM27128-250		c j
18202502ZX	61394	LM27128-250	C	c j
T8202503YX	34649	MD27128A-20/B	і в і	В
8202503YX	34335	AM27128A-20/BXA	1 B 1	A 1
T8202503ZX	34335	AM27128A-20/BUA	1 B	A
8202504YX	34649	MD27128A-30/B	1 B 1	В
8202504YX	34335	AM27128A-30/BXA	I B I	A
18202504ZX	34335	IAM27128A-30/BUA	1 B	A
T8202505YX	34649	MD27128A-25/B	В	В
8202505YX	34335	AM27128A-25/BXA	I B	A
18202505ZX		AM27128A-25/BUA	В	A
8202506YX	34649	MD27128A-15/B	В	ВТ
18202507YX	34649	MD27128A-11/B	В	ВТ
18202508YX	61394	DM27128-200	C	<u> </u>
18202508ZX		LM27128-200	C	C
8202509YX	61394	DM27128-300	C	c T
18202509ZX	61394	LM27128-300	C	C 1

 $[\]frac{1}{}$ Caution. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

STANDARDIZED MILITARY DRAWING	SIZE A		8	2025	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	F	SHEET 22	

★ U. S. GOVERNMENT PRINTING OFFICE: 1988—550-547

Vendor CAGE number	Vendor name and address	Intelligent identifier			
number	and address	Manufacturer	Device		
34335	Advanced Micro Devices Incorporated 901 Thompson Place Sunnyvale, CA 94088	01	89		
34649	Intel Corporation 3065 Bowers Avenue Santa Clara, CA 95051	89	89		
61394	SEEQ Technology 1849 Fortune Drive San Jose, CA 95131	94	C1		

STANDARDIZED
MILITARY DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

SIZE
A

82025

REVISION LEVEL
E
23

DESC FORM 193A SEP 87

± U. 8. GOVERNMENT PRINTING OFFICE: 1988-549-904