LH52253

FEATURES

- Fast Access Times: 15 */20/25/35 ns
- Standard 28-Pin, 300-mil DIP
- Space Saving 28-Pin, 300-mil SOJ
- JEDEC Standard Pinouts
- Low Power Standby when Deselected
- TTL Compatible I/O
- 5 V ± 10% Supply
- Fully Static Operation
- Common I/O for Low Pin Count

FUNCTIONAL DESCRIPTION

The LH52253 is a very high-speed 256K-bit static RAM organized as $64K\times4$. This RAM is fully static in operation. The Chip Enable (\overline{E}) reduces power to the chip when \overline{E} is inactive (HIGH). The combination of \overline{E} and \overline{W} control the mode of operation of the LH52253.

Write cycles occur when both \overline{E} and Write Enable (\overline{W}) are LOW. Data is transferred from the DQ pins to the memory location specified by the 16 address lines.

When \overline{E} is LOW and \overline{W} is HIGH, a static read of the memory location specified by the address lines will occur. Since the device is fully static in operation, new read cycles can be performed by simply changing the address. An Automatic Power Down feature reduces the current consumption when Read and Write cycles extend beyond their minimum cycle times.

The LH52253 offers an Output Enable (\overline{G}) for use in managing the Data Bus. Bus contention during Write cycles may be easily avoided by using the \overline{G} input in the LH52253.

High-frequency design techniques should be employed to obtain the best performance from these devices. Solid, low-impedance power and ground planes, with high-frequency decoupling capacitors, are recommended. Series termination of the inputs should be considered when transmission line effects occur.

PIN CONNECTIONS




Figure 1. Pin Connections for DiP and SOJ

^{*} Note: only the 15 ns access time part is Advance Information.

SHARP ELEK/ MELEC DIV 44E D 8180798 0004905 1 SRPJ A7 A8 A8 A4 A9 A9 A1 A0 BLOCK COLUMN DECODE DECO

Figure 2. LH52253 Block Diagram

TRUTH TABLE

Ē	W	Ğ	MODE	DQ	lcc
Н	Х	Х	Not Selected	High-Z	Standby
L.	Н	L	Read	Data Out	Active
L	Ή	Н	Read	High-Z	Active
L	L	Х	Write	Data In	Active

NOTE:

X = Don't Care, L = LOW, H = HIGH

PIN DESCRIPTIONS

PIN	DESCRIPTION
Ao - A ₁₅	Address Inputs
DQ ₀ – DQ ₃	Data Inputs/Outputs
Ē	Chip Enable input
W	Write Enable input
G	Output Enable input
Vcc	Positive Power Supply
Vss	Ground

LH52253

SHARP ELEK/ MELEC DIV

CMOS 64K × 4 Static RAM

44E D 🕶 8180798 0004906 3 🖼 SRPJ

ABSOLUTE MAXIMUM RATINGS 1

PARAMETER	RATING			
Vcc to Vss Potential	-0.5 V to 7 V			
Input Voltage Range	-0.5 V to Vcc + 0.5 V			
DC Output Current ²	± 40 mA			
Storage Temperature Range	-65°C to 150°C			
Power Dissipation (Package Limit)	1.0 W			

T-46-23-10

NOTES:

- Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating for transient conditions only. Function operation of the device at these or any other conditions above those indicated in the "Operating Range" of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. Outputs should not be shorted for more than 30 seconds. No more than one output should be shorted at any time.

OPERATING RANGES

SYMBOL	PARAMETER	MIN	TYP	MAX	UNIT
TA	Temperature, Ambient	0		70	°C
Vcc	Supply Voltage	4.5		5.5	٧
Vss	Supply Voltage	0		0	V
V _! L	Logic "0" Input Voltage 1	-0.5		0.8	٧
ViH	Logic "1" Input Voltage	2.2		Vcc + 0.5	٧

NOTE:

DC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
lcc1	Operating Current ¹	Outputs open, toycle = 15 ns ² \overline{G} = ViH, \overline{CE} = ViL, \overline{WE} = ViL or ViH	-		165	mA
lcc1	Operating Current ¹	Outputs open, tcycLE = 20 ns \overline{G} = VIH, \overline{CE} = VIL, \overline{WE} = VIL or VIH			145	mA
lcc1	Operating Current ¹	Outputs open, tcycLE = 25 ns G = VIH, CE = VIL, WE = VIL or VIH			135	mA
lcc1	Operating Current ¹	Outputs open, tac = 35 ns G = ViH, CE = ViL, WE = ViL or ViH			135	mA
Is _{B1}	Standby Current	Ē≥ V _{CC} - 0.2 V			1	mA
ISB2	Standby Current	Ē≥ V _{IH} min			10	mA
lu .	Input Leakage Current	Vcc = 5.5 V, V _{IN} = 0 V to Vcc	-2		2	μА
ILO	I/O Leakage Current	Vcc = 5.5 V, V _{IN} = 0 V to V _{CC}	-2		2	μА
Vон	Output High Voltage	I _{OH} = -4.0 mA	2.4			٧
Vol	Output Low Voltage	loL = 8.0 mA			0.4	٧

NOTES:

- 1. Icc is dependent upon output loading and cycle rates. Specified values are with outputs open, operating at specified cycle times.
- 2. Note: only the 15 ns access time part is Advance Information.

SHARP

4-108

^{1.} Negative undershoot of up to 3.0 V is permitted once per cycle.

LANS 2 5 2064000 86208 E

AC TEST CONDITIONS

PARAMETER	RATING
Input Pulse Levels	Vss to 3 V
Input Rise and Fall Times	5 ns
Input and Output Timing Ref. Levels	1.5 V
Output Load, Timing Tests	Figure 3

CAPACITANCE 1,2

RATING
8 pF
8 pF

NOTES:

- Capacitances are maximum values at 25°C measured at 1.0MHz with V_{Blas} = 0 V and V_{CC} = 5.0 V.
- 2. Guaranteed but not tested.




Figure 3. Output Load Circuit

AC ELECTRICAL CHARACTERISTICS 1 (Over Operating Range)

		-1	5 4	-2	0	-2		3		UNITS
SYMBOL	DESCRIPTION		MAX	MIN	MAX	MIN	MAX	MIN	MAX	
	READ C	YCLE								
tro	Read Cycle Timing	15		20		25		35		ns
	Address Access Time		15		20		25		35	ns
taa toh	Output Hold from Address Change	3		3		3		3		ns
tea .	E Low to Valid Data		15		20		25		35	ns
	E Low to Output Active 2,3	4		4		4	<u></u>	4	<u> </u>	ns
telz	E High to Output High-Z 2,3		8		10		10	<u> </u>	12	ns
tenz_	G Low to Valid Data		8		10		12	<u> </u>	15	ns
tga tglz	G Low to Output Active 2,3	0		0		0	L	0		ns
	G High to Output High-Z 2,3	0	7	0	9	0	10	0	12	ns
tgHZ	E Low to Power Up Time 3	0		0		0		0		ns
tpu	E High to Power Down Time 3		20		25		30	<u> </u>	35	ns
t _{PD}	WRITE	CYCLE	' -							
	Write Cycle Time	15		20		25		35_		ns
twc	E Low to End of Write	12	<u> </u>	15		20		25		ns
tew	Address Valid to End of Write	12	 	15		20		25		ns
taw	Address Setup	0	 	0		0		0		ns
tas	Address Hold from W High	0	1	0	1	0	1	0		ns
tah	W Pulse Width	10	+-	12	1	15		20		ns
twp		8	-	10	1	10		12		n
tow	Input Data Setup Time	0	+	0	1-	0		0		n
t _{DH}	Input Data Hold Time	4	+	4	+-	4	† · · · ·	4	T	n
twLZ	W High to Output Active ^{2,3}	+-	6	+	7	 	8	1	10	n
twnz	W Low to Output High-Z ^{2,3}									

^{1.} AC Electrical Characteristics specified at "AC Test Conditions" levels.

Active output to High-Z and High-Z to output active tests specified for a ±500 mV transition from steady state levels into the test load. CLOAD = 5 pF.

^{3.} Guaranteed but not tested.

^{4.} Note: only the 15 ns access time part is Advance Information.

44E D

■ 8180798 0004908 7 ■ SRPJ

TIMING DIAGRAMS - READ CYCLE

Read Cycle No. 1

Chip is in Read Mode: \overline{W} is HIGH, \overline{E} and \overline{G} are LOW. Read cycle timing is referenced from when all addresses are stable until the first address transition. Crosshatched portion of DQ implies that data lines are in the Low-Z state and the data may not be valid.

Read Cycle No. 2

Chip is in the Read Mode: \overline{W} is HIGH. Timing illustrated for the case when addresses are valid when \overline{E} goes LOW. Data Out is not specified to be valid until tea, but may become valid as soon as tell. Valid Data will be present following tea only if tea timing has been met.




Figure 4. Read Cycle No. 1




Figure 5. Read Cycle No. 2

44E D 🖿 8180798 0004909 9 💌 SRPJ

TIMING DIAGRAMS - WRITE CYCLE

Addresses must be stable during Write cycles. \overline{E} or \overline{W} must be HIGH during address transitions. The outputs will remain in the High-Z state if \overline{W} is LOW when \overline{E} goes LOW. Care should be taken so that the output drivers are disabled prior to placing the Input Data on the DQ lines. This will prevent bus contention, reducing system noise. These timing diagrams assume \overline{G} is LOW, but it should be kept HIGH during Write cycles to insure that the output drivers are disabled.

Write Cycle No. 1 (W Controlled)

Chip is selected: \overline{E} and \overline{G} are LOW. Using only \overline{W} to control Write cycles may not offer the best device performance, since both twHz and tpw timing specifications must be met.

Write Cycle No. 2 (E Controlled)

DQ lines may transition to Low-Z if the falling edge of \overline{W} occurs after the falling edge of \overline{E} .




Figure 6. Write Cycle No. 1




Figure 7. Write Cycle No. 2

44E D

8180798 0004910 5 **388** SRPJ

ORDERING INFORMATION

T-46-23-10

