

LH52253

T-46-23-10
CMOS 64K × 4 Static RAM

FEATURES

- Fast Access Times: 15 */20/25/35 ns
- Standard 28-Pin, 300-mil DIP
- Space Saving 28-Pin, 300-mil SOJ
- JEDEC Standard Pinouts
- Low Power Standby when Deselected
- TTL Compatible I/O
- 5 V ± 10% Supply
- Fully Static Operation
- Common I/O for Low Pin Count

FUNCTIONAL DESCRIPTION

The LH52253 is a very high-speed 256K-bit static RAM organized as 64K × 4. This RAM is fully static in operation. The Chip Enable (\bar{E}) reduces power to the chip when \bar{E} is inactive (HIGH). The combination of \bar{E} and \bar{W} control the mode of operation of the LH52253.

Write cycles occur when both \bar{E} and Write Enable (\bar{W}) are LOW. Data is transferred from the DQ pins to the memory location specified by the 16 address lines.

When \bar{E} is LOW and \bar{W} is HIGH, a static read of the memory location specified by the address lines will occur. Since the device is fully static in operation, new read cycles can be performed by simply changing the address. An Automatic Power Down feature reduces the current consumption when Read and Write cycles extend beyond their minimum cycle times.

The LH52253 offers an Output Enable (\bar{G}) for use in managing the Data Bus. Bus contention during Write cycles may be easily avoided by using the \bar{G} input in the LH52253.

High-frequency design techniques should be employed to obtain the best performance from these devices. Solid, low-impedance power and ground planes, with high-frequency decoupling capacitors, are recommended. Series termination of the inputs should be considered when transmission line effects occur.

PIN CONNECTIONS




Figure 1. Pin Connections for DIP and SOJ

* Note: only the 15 ns access time part is Advance Information.




Figure 2. LH52253 Block Diagram

TRUTH TABLE

\bar{E}	\bar{W}	\bar{G}	MODE	DQ	I_{cc}
H	X	X	Not Selected	High-Z	Standby
L	H	L	Read	Data Out	Active
L	H	H	Read	High-Z	Active
L	L	X	Write	Data In	Active

NOTE:

X = Don't Care, L = LOW, H = HIGH

PIN DESCRIPTIONS

PIN	DESCRIPTION
$A_0 - A_{15}$	Address Inputs
$DQ_0 - DQ_3$	Data Inputs/Outputs
\bar{E}	Chip Enable input
\bar{W}	Write Enable input
\bar{G}	Output Enable input
V_{cc}	Positive Power Supply
V_{ss}	Ground

ABSOLUTE MAXIMUM RATINGS¹

T-46-23-10

PARAMETER	RATING
V _{CC} to V _{SS} Potential	-0.5 V to 7 V
Input Voltage Range	-0.5 V to V _{CC} + 0.5 V
DC Output Current ²	± 40 mA
Storage Temperature Range	-65°C to 150°C
Power Dissipation (Package Limit)	1.0 W

NOTES:

- Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating for transient conditions only. Function operation of the device at these or any other conditions above those indicated in the "Operating Range" of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- Outputs should not be shorted for more than 30 seconds. No more than one output should be shorted at any time.

OPERATING RANGES

SYMBOL	PARAMETER	MIN	TYP	MAX	UNIT
T _A	Temperature, Ambient	0		70	°C
V _{CC}	Supply Voltage	4.5		5.5	V
V _{SS}	Supply Voltage	0		0	V
V _{IL}	Logic "0" Input Voltage ¹	-0.5		0.8	V
V _{IH}	Logic "1" Input Voltage	2.2		V _{CC} + 0.5	V

NOTE:

- Negative undershoot of up to 3.0 V is permitted once per cycle.

DC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I _{CC1}	Operating Current ¹	Outputs open, t _{CYCLE} = 15 ns ² $\bar{G} = V_{IH}, \bar{CE} = V_{IL}, \bar{WE} = V_{IL} \text{ or } V_{IH}$			165	mA
I _{CC1}	Operating Current ¹	Outputs open, t _{CYCLE} = 20 ns $\bar{G} = V_{IH}, \bar{CE} = V_{IL}, \bar{WE} = V_{IL} \text{ or } V_{IH}$			145	mA
I _{CC1}	Operating Current ¹	Outputs open, t _{CYCLE} = 25 ns $\bar{G} = V_{IH}, \bar{CE} = V_{IL}, \bar{WE} = V_{IL} \text{ or } V_{IH}$			135	mA
I _{CC1}	Operating Current ¹	Outputs open, t _{RC} = 35 ns $\bar{G} = V_{IH}, \bar{CE} = V_{IL}, \bar{WE} = V_{IL} \text{ or } V_{IH}$			135	mA
I _{SB1}	Standby Current	$\bar{E} \geq V_{CC} - 0.2 \text{ V}$			1	mA
I _{SB2}	Standby Current	$\bar{E} \geq V_{IH} \text{ min}$			10	mA
I _{LI}	Input Leakage Current	V _{CC} = 5.5 V, V _{IN} = 0 V to V _{CC}	-2		2	μA
I _{LO}	I/O Leakage Current	V _{CC} = 5.5 V, V _{IN} = 0 V to V _{CC}	-2		2	μA
V _{OH}	Output High Voltage	I _{OH} = -4.0 mA	2.4			V
V _{OL}	Output Low Voltage	I _{OL} = 8.0 mA			0.4	V

NOTES:

- I_{CC} is dependent upon output loading and cycle rates. Specified values are with outputs open, operating at specified cycle times.
- Note: only the 15 ns access time part is Advance Information.

AC TEST CONDITIONS

PARAMETER	RATING
Input Pulse Levels	V _{SS} to 3 V
Input Rise and Fall Times	5 ns
Input and Output Timing Ref. Levels	1.5 V
Output Load, Timing Tests	Figure 3

CAPACITANCE ^{1,2}

PARAMETER	RATING
C _{IN} (Input Capacitance)	8 pF
C _{DQ} (Input/Output Capacitance)	8 pF

NOTES:

- Capacitances are maximum values at 25°C measured at 1.0MHz with V_{OL} = 0 V and V_{CC} = 5.0 V.
- Guaranteed but not tested.




Figure 3. Output Load Circuit

AC ELECTRICAL CHARACTERISTICS ¹ (Over Operating Range)

SYMBOL	DESCRIPTION	-15 ⁴		-20		-25		-35		UNITS
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
READ CYCLE										
t _{RC}	Read Cycle Timing	15		20		25		35		ns
t _{AA}	Address Access Time		15		20		25		35	ns
t _{OH}	Output Hold from Address Change	3		3		3		3		ns
t _{EA}	\bar{E} Low to Valid Data		15		20		25		35	ns
t _{ELZ}	\bar{E} Low to Output Active ^{2,3}	4		4		4		4		ns
t _{EHZ}	\bar{E} High to Output High-Z ^{2,3}		8		10		10		12	ns
t _{GA}	\bar{G} Low to Valid Data		8		10		12		15	ns
t _{GLZ}	\bar{G} Low to Output Active ^{2,3}	0		0		0		0		ns
t _{GHZ}	\bar{G} High to Output High-Z ^{2,3}	0	7	0	9	0	10	0	12	ns
t _{PU}	\bar{E} Low to Power Up Time ³	0		0		0		0		ns
t _{PD}	\bar{E} High to Power Down Time ³		20		25		30		35	ns
WRITE CYCLE										
t _{WC}	Write Cycle Time	15		20		25		35		ns
t _{EW}	\bar{E} Low to End of Write	12		15		20		25		ns
t _{AW}	Address Valid to End of Write	12		15		20		25		ns
t _{AS}	Address Setup	0		0		0		0		ns
t _{AH}	Address Hold from \bar{W} High	0		0		0		0		ns
t _{WP}	\bar{W} Pulse Width	10		12		15		20		ns
t _{DW}	Input Data Setup Time	8		10		10		12		ns
t _{DH}	Input Data Hold Time	0		0		0		0		ns
t _{WLZ}	\bar{W} High to Output Active ^{2,3}	4		4		4		4		ns
t _{WHZ}	\bar{W} Low to Output High-Z ^{2,3}		6		7		8		10	ns

- AC Electrical Characteristics specified at "AC Test Conditions" levels.
- Active output to High-Z and High-Z to output active tests specified for a ± 500 mV transition from steady state levels into the test load.
C_{LOAD} = 5 pF.
- Guaranteed but not tested.
- Note: only the 15 ns access time part is Advance Information.

TIMING DIAGRAMS – READ CYCLE

Read Cycle No. 1

Chip is in Read Mode: \overline{W} is HIGH, \overline{E} and \overline{G} are LOW. Read cycle timing is referenced from when all addresses are stable until the first address transition. Crosshatched portion of DQ implies that data lines are in the Low-Z state and the data may not be valid.

Read Cycle No. 2

Chip is in the Read Mode: \overline{W} is HIGH. Timing illustrated for the case when addresses are valid when \overline{E} goes LOW. Data Out is not specified to be valid until t_{EA} , but may become valid as soon as t_{ELZ} . Valid Data will be present following t_{GA} only if t_{EA} timing has been met.

T-46-23-10




Figure 4. Read Cycle No. 1




Figure 5. Read Cycle No. 2

TIMING DIAGRAMS – WRITE CYCLE

Addresses must be stable during Write cycles. \bar{E} or \bar{W} must be HIGH during address transitions. The outputs will remain in the High-Z state if \bar{W} is LOW when \bar{E} goes LOW. Care should be taken so that the output drivers are disabled prior to placing the Input Data on the DQ lines. This will prevent bus contention, reducing system noise. These timing diagrams assume \bar{G} is LOW, but it should be kept HIGH during Write cycles to insure that the output drivers are disabled.

Write Cycle No. 1 (\bar{W} Controlled)

Chip is selected: \bar{E} and \bar{G} are LOW. Using only \bar{W} to control Write cycles may not offer the best device performance, since both t_{WHZ} and t_{OW} timing specifications must be met.

Write Cycle No. 2 (\bar{E} Controlled)

DQ lines may transition to Low-Z if the falling edge of \bar{W} occurs after the falling edge of \bar{E} .

T-46-23-10




Figure 6. Write Cycle No. 1




Figure 7. Write Cycle No. 2

LH52253

CMOS 64K x 4 Static RAM

SHARP ELEK/ MELEC DIV

44E D ■ 8180798 0004910 5 ■ SRPJ

ORDERING INFORMATION

T-46-23-10

