



an Intel company

# 2.5 Gbit/s Clock and Data Recovery and 1:16 DeMUX GD16524

## General Description

The GD16524 is a high performance monolithic integrated multi-rate *Clock and Data Recovery* (CDR) device applicable for optical communication systems including:

- ◆ SDH STM-16 / 4 / 1
- ◆ SONET OC-48 / 12 / 3
- ◆ Gigabit Ethernet

The GD16524 features:

- ◆ Limiting input amplifier.
- ◆ Analogue peak level detection circuit.
- ◆ Digital Loss Of Signal (LOS) monitor circuit with four selectable threshold settings.
- ◆ Consecutive Identical Binary Digit alarm output.
- ◆ 1:16 de-multiplexer.

GD16524 can be switched "on-the-fly" to and from 2.488 Gbit/s, 1.244 Gbit/s, 622.08 Mbit/s, and 155.52 Mbit/s. GD16524 also supports up to 7% overhead, allowing for 2.66 Gbit/s data transfer.

The device also features an additional high-speed data input for serial loop-back diagnostic tests.


The CDR contains all circuits needed for reliable acquisition and lock of the VCO phase to the incoming data-stream. The electrical input sensitivity is better than 8 mV (BER <math>10^{-10}</math>).

The device exceeds all ITU-T and Bellcore IEEE jitter requirements when used with the recommended loop filter, according to Figure 3 (jitter tolerance, -transfer and -generation).

The output clock (2.488 GHz when STM-16 data input is selected) is maintained within 500 ppm tolerance of the reference frequency in the absence of data.

The integrated 1:16 de-multiplexer with differential LVPECL outputs provides a simple interface to system ASICs.

The GD16524 is available in a 100 pin TQFP package (14 × 14 mm) with heat slug on bottom surface.



## Features

- Exceeds ITU-T and Bellcore requirements of Jitter Transfer, Generation and Tolerance.
- Integrated Limiting amplifier.
- On-the-fly multi-bit-rate operation 7% overhead data rate capability.
- Digital LOS monitor and alarm output.
- Bit Consecutive Detect output.
- Multi-rate data input.
- Differential CML data input with internal 50 Ω load termination.
- Integrated 1:16 DeMUX with LVPECL outputs.
- Control inputs are LVTTTL.
- Reference clock selectable:
  - 155.52 MHz
  - 38.88 MHz
- High-speed serial loop-back input.
- Single supply operation: +3.3 V
- Power dissipation: 800 mW (typ.)
- Available in a 100 pin TQFP package (14 × 14 mm) with heat slug on bottom surface.

## Applications

- Clock and Data Recovery for optical communication systems including:
  - SDH STM-16
  - SONET OC-48
  - Gigabit Ethernet

## Functional Details

The main application of the GD16524 is as a receiver for optical communication systems:

- ◆ SDH STM-16
- ◆ SONET OC-48
- ◆ Gigabit Ethernet

It integrates:

- ◆ a Limiting Amplifier
- ◆ Serial loop-back input
- ◆ a Voltage Controlled Oscillator (VCO)
- ◆ a Lock Detect Circuit
- ◆ a Frequency Detector (PFD)
- ◆ a Continuous Bit Detector
- ◆ a Bang-Bang Phase Detector
- ◆ an integrated 1:16 DEMUX
- ◆ Digital LOS Alarm

into a *Phase Locked Loop* (PLL) - based multi-rate clock and data recovery circuit with differential CML data inputs and LVPECL differential data and clock outputs.

### VCO

The VCO is a low noise LC-type differential oscillator with a tuning range from 2.4 to 2.7 GHz. Tuning is done by applying a voltage to the VCTL pin.

### Lock Detect Circuit

The internal lock detect circuit continuously monitors the difference between the reference clock and the divided VCO clock. If the reference clock and the divided VCO frequency differ by more than 500 ppm, it switches the PFD into the PLL in order to pull the VCO back inside the lock-in range. This mode is called **the acquisition mode**.

The PFD is used to ensure predictable lock up conditions for the GD16524 by locking the VCO to an external reference clock source. It is only used during acquisition and pulls the VCO into the lock-in range where the Bang-Bang phase detector is capable of acquiring lock. The PFD is made with digital set/reset cells giving it a true phase and frequency characteristic.

Once the VCO is inside the lock-range the lock-detection circuit switches the Bang-Bang phase detector into the PLL in order to lock to the data signal. This mode is called **CDR mode**.

If the divided VCO frequency differs from the reference frequency by  $\pm 500$  ppm, i.e. due to data loss, the internal lock detect circuit will give a stable output clock during a loss of data condition.

The reference clock to the PFD is at 1/64 of the STM16 / OC-48 data rate. By using REF\_SEL pin the reference clock input (RCIP/N) can be chosen to use a 155.52 MHz or 38.88 MHz differential PECL reference clock. The reference clock frequency is independent of the chosen data rate.

### The BC\_DET Signal

An internal circuit monitors input data transitions and gives a BC\_DET output signal which is asserted if more than 256 consecutive identical bits, 0s or 1s, are detected.

BC\_DET will be de-asserted only after approximately 16 bit transitions are detected within a time period proportional to the selected data rate (50 ns at STM 16 / OC-48).

### Bang-Bang Phase Detector

The Bang-Bang phase detector is used in **CDR mode** as a true digital type detector, producing a binary output. It samples the incoming data twice each bit period: once in the transition of the (previous) bit period and once in the middle of the bit period. When a transition occurs between 2 consecutive bits - the value of the sample in the transition between the bits will show whether the VCO clock leads or lags the data. Hence the PLL is controlled by the bit transition point, thereby ensuring that data is sampled in the middle of the eye, once the system is in CDR mode. The external loop filter components control the characteristics of the PLL.

The binary output of either the PFD or the Bang-Bang phase detector (depending of the mode of the lock-detection circuit) is passed to a charge pump which can sink or source current or tristate. The output of the charge pump is filtered by the recommended external loop filter (for details, please refer to Figure 3) and controls the tuning voltage of the VCO.

As a result of the continuous monitoring of the lock-detect circuit, the VCO frequency never deviates more than 500 ppm from the reference clock before the PLL is considered to be 'Out of Lock'. Hence the acquisition time is predictable and short and the output clock PCOP/N is always kept within the 500 ppm limits, ensuring safe clocking of downstream circuitry.

### The LOCK\_DET Signal

The LOCK\_DET signal is a status output, which monitors the status of the internal lock detect circuit of the GD16524 CDR logic and the output of the BC\_DET circuit.

LOCK\_DET is asserted (set HIGH) if the VCO frequency differs from the reference frequency by  $\pm 500$  ppm. This 'out of lock' condition is detected by the internal Lock Detect circuit described previously. LOCK\_DET is also asserted in the case of the absence of data, which is detected by the BC\_DET circuit within the reaction time of the internal PLL lock detect system.

If data is absent, the divided VCO frequency will drift away from the reference frequency until they differ by  $\pm 500$  ppm. The internal Lock Detect logic will alternate between CDR and acquisition mode until data returns, enabling the GD16524 to acquire lock and function in CDR mode.

The LOCK\_DET signal, however, will remain asserted until BC\_DET is de-asserted and the internal lock detect circuit is operating in CDR mode.

The CDR circuitry of the GD16524 has been fine-tuned to provide an accurate stable clock output from the VCO when data is present. Due to the precise nature of the internal VCO, when data is absent the clock output frequency will drift slowly from the recovered clock frequency until an out of lock condition is detected. The time taken for the GD16524 to go 'out of lock' in the absence of data will typically be at least 3 ms, unless an external circuit is used to pull the VCO frequency away from the reference frequency.

When loss of data is detected, i.e. BC\_DET is asserted, or the divided VCO frequency differs from the reference frequency by  $\pm 500$  ppm, LOCK\_DET is asserted and the internal lock detect circuit switches to acquisition mode. This will give a stable output clock during a loss of data condition.

When BC\_DET is de-asserted and the divided VCO frequency is within 500 ppm of the reference frequency, LOCK\_DET will be de-asserted within 500  $\mu$ s, independent of selected data rate.

## LOS\_DET

The Loss Of Signal DETection (LOS\_DET) alarm output is low during normal operation.

The LOS\_DET signal is the output from a digital Bit Error Flag (BEF) circuit which monitors the number of false bit transitions in the data signal. An internal flag is raised if the number of false transitions is above a predefined level, i.e. if the Bit Error Rate (BER) is above a predefined level.

This has been realised with a counter counting the false bit transitions. If this counter runs out within a time period the BEF flag is set. The length of the counter may be set by external select signals (SBER0 and SBER1). The time period that the false errors are counted within is 64 kbit/s corresponding to 26  $\mu$ s at STM 16 / OC-48 data rate. The length of the counter may be set to detect approximate bit error rates of 0.5E-3, 1E-3, 2E-3 or 4E-3.

The input to the BEF circuit is derived from Bang-Bang detector sample data. As discussed above, the Bang-Bang detector samples the incoming data twice each bit period, once at the transition and once in the middle of the eye. If the value of the samples in the middle of the eye for two consecutive bits is equal but the value of the transition sample is different then a bit error has occurred.

As the BEF system detects false bit transitions between two consecutive bits, only bit errors due to high frequency noise are detected. Therefore there will not be a 1:1 correlation between the actual BER of the signal and the number of errors detected by the BEF system. However the actual bit error rate is correlated to the number of errors detected in the BEF system. This means that by choosing the appropriate counter length, it will be possible for the BEF system to set the BEF flag at a user selectable bit error rate.

Once the LOS\_DET signal has been asserted, it will be de-asserted only when the BER is less than  $\frac{1}{4}$  of the set rate for a period which is proportional to the selected data rate. (at least 125  $\mu$ s at STM16 / OC-48).

## Peak Level Monitor

An integrated analogue peak level detector circuit continuously monitors the input data voltage swing.

The output from this circuit is conditioned and is available as an analogue output signal at the MON pin.

## Data Inputs

### Limiting Amplifier

The limiting input amplifier is a high performance input data signal conditioning buffer with sensitivity better than 8 mV. Data input is CML.

The inputs may be either AC or DC coupled. In both cases input termination is made through pins DIREF / DIREFN. If the inputs are AC coupled the amplifier features an internal offset cancelling DC feedback. Notice that the offset cancellation will only work when the input is AC-coupled as shown in the [Figures on page 4](#).

The limiting amplifier inputs are operational when the SD\_SEL input is connected to a logic high (VCC).

Alternatively, the high-speed serial loop-back input can be selected by connecting SD\_SEL to a logic low (VEE) to allow loop-back diagnostic testing of the system.

### DEC\_ADJ

The DEC\_ADJ input can be used to compensate for input data with a non-symmetric duty cycle, allowing control over the DC bias level of the limiting amplifier output. The DC bias point can be steered up or down by an external potentiometer. By this means the optimum data sampling point of the Bang-Bang phase detector can be achieved for duty cycles of 30% to 70%. If the DEC\_ADJ pin is unconnected the DC bias will default to an internally set level optimised for input data with a 50% duty cycle.

### Peak Level Monitor (MON and MON\_REF)

The MON and MON\_REF pins can be used to indicate the peak level of input data. An output voltage is available at the MON pin, which is proportional to the peak level of the input signal. MON\_REF is an internally generated fixed reference voltage. The difference between the value obtained at the MON pin and the value of MON\_REF indicates the peak input data signal level.

Application data pertaining to use of MON, MON\_REF and DEC\_ADJ is available from GIGAs Application Department.

## Bit Order

The first bit of the received serial data stream is demultiplexed to DO0, the second to DO1 and the last received bit in a 16 bit frame to DO15.


## Outputs

Following the CDR logic the data is demultiplexed to 16 differential (LVPECL) data at 155.52 Mbit/s (STM-16 data rate operation selected) and output together with a differential 155.52 MHz clock. The clock outputs are also LVPECL. The clock output frequency is related to the selected input data rate and demultiplexed data output bit rate.


An internally generated output data reference voltage (VBB) is also provided. See [Figure 6 on page 4](#).

## Package


The GD16524 is provided in a 100 pin TQFP package (14 × 14 mm).



**Figure 1.** DC Coupled Input (Ignoring internal offset compensation). Note 1.




**Figure 2.** AC Coupled Input (Using internal offset compensation). Note 1.




**Figure 3.** Recommended Loop Filter


**Note1 :** VTT depends on the termination requirements of the previous stage and the resulting input amplitude. VTT can typically be connected to VCC potential.



**Figure 4.** DC Coupled Clock Outputs



**Figure 5.** AC Coupled Clock Outputs



**Figure 6.** Optional Single-ended Data Outputs

**Note 2:** “2 pF” capacitor does not include PKG and on-chip stay capacitance. “150 Ω to GND” can be replaced by “50 Ω to VCC -2 V”.

## Pin List

Mnemonic:	Pin no.:	Pin Type:	Description:
SDIP, SDIN	12, 10	CML IN	Differential AC or DC coupled 2.5 Gbit/s, 1.25 Gbit/s, 622 Mbit/s or 155 Mbit/s Data input.
DIREF, DIREFN	13, 9	Termination	Termination for SDIP and SDIN. Normally terminated with 50 $\Omega$ through 47 nF. For DC connected inputs connect to reference voltage via 50 $\Omega$ .
SLBIP, SLBIN	18, 17	CML IN	Differential Loop-Back Data inputs.
DO0 DON0 DO1 DON1 DO2 DON2 DO3 DON3 DO4 DON4 DO5 DON5 DO6 DON6 DO7 DON7 DO8 DON8 DO9 DON9 DO10 DON10 DO11 DON11 DO12 DON12 DO13 DON13 DO14 DON14 DO15 DON15	68, 67 66, 65 64, 63 62, 61 59, 58 57, 56 55, 54 53, 52 49, 48 47, 46 45, 44 43, 42 40, 39 38, 37 36, 35 34, 33	LVPECL OUT	Differential output data. Demultiplexed in the order DO0, DO1...DO15, with DO0 as the first received bit.
PCOP, PCON	70, 73	LVPECL OUT	Differential Clock output. Output frequency is related to selected input data bit rate. i.e. 155.52 MHz with 2.488 Gbits input data rate.
RCIP, RCIN	85, 83	PECL IN	Differential 155.52 MHz or 38.88 MHz reference clock input.
DEC_ADJ	14	ANL IN	Decision level adjust.
VCTL	97	ANL IN	VCO voltage control input.
MON	15	ANL OUT	Input data level monitor output.
MON_REF	16	ANL OUT	Input data level monitor reference voltage.
PCTL	91	ANL OUT	Charge pump control.
VBB	72	ANL OUT	Reference voltage output for parallel data.
REF_SEL	87	LVTTTL IN	Reference CLK Frequency Select. 0 155.52 MHz 1 38.88 MHz
CDR_SEL	71	LVTTTL IN	Clock and Data recovery set-up. 0 Auto lock, 500 ppm 1 Manual Phase Freq. detector PFC
BRS0, BRS1	88, 89	LVTTTL IN	Multi-rate Data input select. BRS0 BRS1 Input 0 0 1.25 Gbit/s 0 1 155 Mbit/s 1 0 622 Mbit/s 1 1 2.5 Gbit/s
SBER0, SBER1	22, 23	LVTTTL IN	BER select inputs. SBER0 SBER1 0 0 $0.5 \times 10^{-3}$ 0 1 $1 \times 10^{-3}$ 1 0 $2 \times 10^{-3}$ 1 1 $4 \times 10^{-3}$
TCK	94	LVPECL IN	Leave open for normal operation. Only used at DC test.
SD_SEL	20	LVTTTL IN	Data input Loop-Back or Limiting amplifier select. 0 Loop-Back inputs 1 Limiting Amplifier inputs
SELTCK	93	LVTTTL IN	Test-clock select. Leave open for normal operation. Only used for test purposes.

<b>Mnemonic:</b>	<b>Pin no.:</b>	<b>Pin Type:</b>	<b>Description:</b>
LOCK	77	PCMOS OUT	A high level indicates that the PLL is locked to the incoming serial data. A low level indicates out of lock. When the GD16524 cannot acquire lock to the serial data this signal switch between "0" and "1"
LOCK_DET	28	PCMOS OUT	Valid data loss alarm output. Asserted when the divided VCO frequency deviates more than 500 ppm from reference frequency, or BC_DET asserted.
LOS_DET	27	PCMOS OUT	Loss Of Signal alarm output.
BC_DET	26	PCMOS OUT	Bit consecutive detect output.
VEE	2, 19, 24, 29, 74-76, 86, 92	PWR	Negative supply voltage.
VEEL	8, 11	PWR	Negative supply for Limiting Amplifier.
VEEP	95	PWR	Negative supply for Charge Pump.
VEEV	100	PWR	Negative supply for VCO.
VCC	3-5, 21, 25, 30, 31, 78-82, 84, 90, 98, 99	PWR	Positive supply voltage.
VCCL	6, 7	PWR	Positive supply for Limiting Amplifier.
VCCO	32, 41, 50, 51, 60, 69,	PWR	Positive supply for Output.
VCCP	96	PWR	Positive supply for Charge Pump.
VCCV	1	PWR	Positive supply for VCO.
Heat slug			Connected to VEE.

# Pin Outline




Figure 7. Package Pinout, 100 pin. Top View.

## Maximum Ratings

These are the limits beyond which the component may be damaged.

All voltages in the table are referred to  $V_{EE}$ .

All currents in the table are defined positive out of the pin.

Symbol:	Characteristic:	Conditions:	MIN.:	TYP.:	MAX.:	UNIT:
$V_{CC}$	Power supply		-0.5		6	V
$V_I$	Applied voltage (all inputs)		-0.5		$V_{CC} + 0.5$	V
$V_O$	Applied voltage (all outputs)		-0.5		6.0	V
$V_{IO,ESD,CML}$	Static Discharge Voltage	Note 1	500			V
$I_{O,PCMOS}$	PCMOS output source current		-250		250	$\mu$ A
$I_{O,PCMOS}$	PCMOS output sink current		-250		250	$\mu$ A
$I_{O,PECL}$	PECL output source current				50	mA
$I_{O,CHAP,LCAP}$	Charge pump output current		-250		250	$\mu$ A
$T_O$	Operating temperature	Case	-40		+110	$^{\circ}$ C
$T_S$	Storage temperature		-65		+125	$^{\circ}$ C

**Note 1:** Human body model (100 pF, 1500  $\Omega$ ) MIL 883 std.

## DC Characteristics

$T_{CASE} = -40\text{ °C}$  to  $+85\text{ °C}$ . Appropriate heat sink may be required. Device is DC tested in the temperature range  $0\text{ °C}$  to  $85\text{ °C}$ . Specifications from  $-40\text{ °C}$  to  $0\text{ °C}$  are guaranteed by design and evaluated during the engineering test.  
 $V_{CC} = 2.97\text{ V}$  to  $3.6\text{ V}$ .

All voltages in the table are referred to  $V_{EE}$ .

All input signal and power currents in the table are defined positive into the pin.

All output signal currents are defined positive out of the pin.

Symbol:	Characteristic:	Conditions:	MIN.:	TYP.:	MAX.:	UNIT:
$V_{CC}$	Supply voltage		+2.97	+3.3	+3.6	V
$I_{CC}$	Supply current				250	mA
$P_{DISS}$	Power dissipation			800	900	mW
$V_{IH\ PECL}$	PECL-input HI voltage		$V_{CC}-1.17$		$V_{CC}-0.87$	V
$V_{IL\ PECL}$	PECL-input LO voltage		$V_{CC}-2.01$		$V_{CC}-1.47$	V
$I_{I\ PECL}$	PECL-input current	$V_{IH\ MAX}$ to $V_{IL\ MIN}$	-25		+150	$\mu\text{A}$
$V_{OH\ PECL}$	PECL-output HI voltage		$V_{CC}-1.02$		$V_{CC}-0.89$	V
$V_{OL\ PECL}$	PECL-output LO voltage		$V_{CC}-2.00$		$V_{CC}-1.60$	V
$I_{O\ VBB}$	VBB-output current		0.1		3.0	mA
$V_{IH\ LVTTTL}$	LVTTTL-input HI Voltage	Note 2	2.0		$V_{CC}$	V
$V_{IL\ LVTTTL}$	LVTTTL-input LO Voltage	Note 2	0.0		0.8	V
$I_{IH\ LVTTTL}$	LVTTTL-input HI Current	Note 2			50	$\mu\text{A}$
$I_{IL\ LVTTTL}$	LVTTTL-input LO Current	Note 2	-500			$\mu\text{A}$
$V_{OH\ PCMOS}$	PCMOS-output HI Voltage	Note 1		$V_{CC}-300$		mV
$V_{OL\ PCMOS}$	PCMOS-output LO Voltage	Note 1		$V_{EE}+300$		mV
$I_{VCTL}$	VCTL leakage current	$V_{EE} < V_{VCTL} < V_{CC}-1$	-30			$\mu\text{A}$
$I_{OH\ CHAP}$	Charge pump output source current			100		$\mu\text{A}$
$I_{OL\ CHAP}$	Charge pump output sink current			-100		$\mu\text{A}$


**Note 1:** The PCMOS output is based on GIGA's Charge Pump output cell.

**Note 2:** All LVTTTL inputs have an internal  $16\text{ k}\Omega$  pull-up resistor giving a default logic 1 input when unconnected.

## AC Characteristics

$T_{CASE} = -40\text{ }^{\circ}\text{C}$  to  $+85\text{ }^{\circ}\text{C}$ . Appropriate heat sink may be required. Device is AC tested in the temperature range  $0\text{ }^{\circ}\text{C}$  to  $85\text{ }^{\circ}\text{C}$ . Specifications from  $-40\text{ }^{\circ}\text{C}$  to  $0\text{ }^{\circ}\text{C}$  are guaranteed by design and evaluated during the engineering test.  
 $V_{CC} = 2.97\text{ V}$  to  $3.6\text{ V}$ .

All data given below is reference to STM-16 / OC-48 input data rate unless otherwise stated.




Symbol:	Characteristic:	Conditions:	MIN.:	TYP.:	MAX.:	UNIT.:
$J_{TRF}$	Jitter Transfer		See Figure 8 on page 11			MHz
$J_{TOL}$	Jitter Tolerance Note 1		See Figure 9 on page 11			UI <sub>P,P</sub>
$J_{peak}$	Jitter Peaking				0.08	dB
$J_{GEN}$	Jitter Generation	Note 2		5	7-8	mUI <sub>RMS</sub>
$t_R / t_F$	Rise/Fall Times DO0..15	20% - 80 %	400		900	ps
$R_{CAPT}$	Capture Range		-500		500	ppm
$t_A$	Acquisition Time	$2^{23} - 1$ PRBS		50	500	$\mu\text{s}$
$L_{CID}$	Consecutive Identical Bits Sustained by PLL	# of bits with no transition	400	1000		bits
$L_{LOCK\_DET}$	LOCK_DET low to high	SDI off	103		130	ns
	LOCK_DET high to low	SDI on	412		514	$\mu\text{s}$
$L_{LOS\_DET}$	LOS_DET low to high	BER above preset level			26	$\mu\text{s}$
	LOS_DET high to low	BER below preset level	131		316	$\mu\text{s}$
$F_{RCI}$	Reference Clock 1			155.52		MHz
	Reference Clock 1			38.88		MHz
$t_D$	Output Phase Delay		-0.3		+0.3	ns
$D_{DUTY\_PDO}$	Output Data Duty Cycle Deviation		45		55	%
$C_{DUTY\_PCO}$	Output Clock Duty Cycle Deviation		45		55	%
	Decision Level Adjustable Range	Maximum swing = 100%	30	50	70	%
	Decision Level Deviation		-3		+3	%
$D_C$	Input Data / RCI Frequency Deviation	Note 3	-200		200	ppm
$C_{DUTY\_RCI}$	Reference Clock Duty Cycle Deviation	Vthr = -1.3 V	40		60	%
$F_{VCO}$	VCO Tuning Range		2.4		2.7	GHz
$f_{IN}$	Necessary Input Amplitude to Stay Locked	Note 4		2	3	mV
$S_{ABS}$	Absolute Input Sensitivity	BER 1E-10, Note 4		5	8	mV

**Note 1:** 1 UI<sub>P,P</sub> = 402 ps


**Note 2:** Signal applied to both inputs.

**Note 3:** Maximum allowable deviation between reference clock and divided VCO clock when locked to data.

**Note 4:** Differential  $2^{23} - 1$  PRBS jitter free input data.



**Figure 8.** Jitter Transfer (STM-16/OC-48).



**Figure 9.** Jitter Tolerance (STM-16/OC-48).

# Package Outline




Figure 10. Package 100 pin TQFP. All dimensions are in mm.

## Device Marking



Figure 11. Device Marking. Top View.

## Ordering Information

To order, please order as specified below:

Product Name:	Intel Order Number:	Package Type:	Case Temperature Range:
GD16524-100BA	FAGD16524100BA MM#: 836092	100 pin TQFP	-40 ... 85 °C



an Intel company

Mileparken 22, DK-2740 Skovlunde  
Denmark

Phone : +45 7010 1062

Fax : +45 7010 1063

E-mail : [sales@giga.dk](mailto:sales@giga.dk)

Web site : <http://www.intel.com/ixa>

Please check our Internet web site  
for latest version of this data sheet.

GD16524, Data Sheet Rev.: 26 - Date: 28 September 2001

The information herein is assumed to be reliable. GIGA assumes no responsibility for the use of this information, and all such information shall be at the users own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. GIGA does not authorise or warrant any GIGA Product for use in life support devices and/or systems.

Distributor:

Copyright © 2001 GIGA ApS  
An Intel company  
All rights reserved