HD613901 (LCD-IV)

4-Bit CMOS Microcomputer

AUTOMOTIVE VERSION


The LCD-IV is the CMOS 4-bit single chip microcomputer which contains ROM, RAM, I/O, Timer/Event Counter and Control Circuit, Direct Drive Circuit for LCD on single chip. The LCD-IV is designed to drive LCD directly and perform efficient controller function as well as arithmetic function for both binary and BCD data. With the on-chip crystal oscillator for timer, the clock function is easily realized. The CMOS technology of the LCD-IV provides the flexibility of microcomputers for battery powered and battery back-up applications in combination with low power consuming LCD.

- FEATURES
- 4-bit Architecture
- 4,096 Words of Program ROM (10 bits/Word)
- 256 Digits of Data RAM and Display Data RAM (4 bits/ Digit)
- Control Circuit and Direct Drive Circuit for LCD 4 Commons (Duty Ratio; Static, 1/2, 1/3, 1/4)
 32 Segments (Externally expandable up to 96 Segments using external Drivers HD44100Hs)
- 32 I/O Lines and 2 External Interrupt Lines
- Timer/Event Counter
- All Instructions except One Instruction; Single Word and Single Cycle
- BCD Arithmetic Instructions
- Pattern Generation Instruction
 - Table Look Up Capability -
- Powerful Interrupt Function
 - 3 Interrupt Sources
 - 2 External Interrupt Lines
 - ☐ Timer/Event Counter
 Multiple Interrupt Capability
- Bit Manipulation Instructions for Both RAM and I/O
- Option of I/O Configuration Selectable on Each Pin; Pull Up MOS or CMOS or Open Drain
- Built-in Oscillator for System Clock (Resistor or Ceramic Filter)
- Built-in Crystal Oscillator for Timer
- Low Operating Power Dissipation
- Stand-by Mode (Halt Mode)
- 2 Versions;
 V_{CC} = 5V ± 10%, 5 μs Instruction Cycle
 - V_{CC} = 2.5V to 5.5V, 20 μs Instruction Cycle Time

(FP-80)

■ PIN ARRANGEMENT

LCD-IV




(Top View)

Data Sheets contain information for automotive operation only. Refer to **Reference Guide** (Section 9) for a listing of supplementary publications which provide complete specifications.



■ BLOCK DIAGRAM



■ ELECTRICAL CHARACTERISTICS (Vcc = 5V ± 10%)

• ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit	Note		
Supply Voltage	Vcc	-0.3 to +7.0	v			
Pin Voltage	۷т	-0.3 to V _{CC} +0.3	V			
Maximum Total Output Current (1)	-Σl ₀₁	25	mA	(Note 3)		
Maximum Total Output Current (2)	Σl _{O2}	25	mA	(Note 3)		
Operating Temperature	Topr	-40 to +85	°C			
Storage Temperature	T _{stg}	-55 to +125	°C			

- (NOTE) 1. Permanent LSI damage may occur if maximum ratings are exceeded. Normal operation should be under the conditions of "ELECTRICAL CHARACTERISTICS-1, -2". If these conditions are exceeded, it could be cause of malfunction of LSI and affects reliability of LSI.
 - 2. All voltages are with respect to GND.
 - 3. Maximum Total Output Current is the total sum of output currents which can flow out or in simultaneously.
 - 4. Power supply condition $V_{CC} \geqq V1 \geqq V2 \geqq V3 \geqq GND$ should be maintained.

• ELECTRICAL CHARACTERISTICS - 1 (VCC = 5V ± 10%, Ta = -40 to +85°C)

ltem	Symbol		Value			Unit	Note
		Test Conditions	min	typ	max		L
Input "Low" Voltage	VIL		-0.3	_	1.0	V	
Input "High" Voltage	VIH		V _{CC} -1.0	_	V _{CC} +0.3	<	(12)
Output "Low" Voltage	VoL	I _{OL} = 1.6 mA	-	_	0.8	V	
Output "High" Voltage (1)	V _{OH1}	-l _{OH} = 1.0 mA	2.4	_		٧	(1)
Output "High" Voltage (2)	V _{OH2}	-I _{OH} = 0.01 mA	V _{CC} -0.3	_		٧	(2)
Driver Voltage Descending (COM)	V _{d1}	Id = 0.05 mA, V _{LCD} = 5V	-		0.4	V	(16)
Driver Voltage Descending (SEG)	V _{d2}	Id = 0.01 mA, V _{LCD} = 5V	_		0.4	V	(16)
Dividing Resistor of LCD Power Supply	Rweil		25		300	kΩ	
Interrupt Input Hold Time	ЧNТ		2·Tinst		- 1	μs	(14)
Output "High" Current	Юн	V _{OH} = V _{CC}	-		4	μΑ	(3)
Input Leakage Current	ηL	V _{in} = 0 to V _{CC}	_		2	μΑ	(4), (12
Pull up MOS Current	—lp	V _{CC} = 5V	45		250	μΑ	
Supply Current (1)	lcc 1	V _{in} = V _{CC} , V _{CC} = 5V Ceramic Filter Oscillation (f _{osc} = 800 kHz)	-	_	3	mA	(5)
Supply Surrent (1)	۵.	V _{in} = V _{CC} V _{CC} = 5V Ceramic Filter Oscillation (f _{osc} = 400 kHz)	_	_	1.5	mA	(5)
Supply Current (2)	lcc2	V _{in} = V _{CC} , V _{CC} = 5V R _f Oscillation (f _{osc} = 800 kHz) External Clock Operation (f _{cp} = 800 kHz)	_	-	2	mA	(5)
	:	$V_{\rm in}$ = $V_{\rm CC}$, $V_{\rm CC}$ = 5V R _f Oscillation ($f_{\rm osc}$ = 400 kHz) External Clock Oscillation ($f_{\rm cp}$ = 400 kHz)	_	1	1	mA	(5)
Standby I/O Leakage Current	ILS	HLT = 1.0V, V _{in} = 0 to V _{CC}		ı	1.0	μΑ	(6), (12
Standby Supply Current (1)	lccs1	Vin = Vcc, HLT = 0.2V	-	-	10	μΑ	(15)
Standby Supply Current (2)	lccs2	V _{in} = V _{CC} , HLT = 0.2V	1	50°	120	μΑ	(7)
LCD Display Voltage	V _{LCD}	V _{CC} -V ₃	2.5	-	Vcc	٧	(11)
Frame Frequency of LCD Drive	fF	n = 1 (static) n = 2 (1/2 Duty) n = 3 (1/3 Duty) n = 4 (1/4 Duty)	1 256 x n x T _{ipst}		Hz	(13)	
External Clock Operation; System	Clock		,				,
External Clock Frequency	t _{cp}		130		1,000	kHz	(8), (13
External Clock Duty	Duty		45		55	%	(8)
External Clock Rise Time	trap		0		0.2	μs	(8)
External Clock Fall Time	t _{fcp}		0		0.2	μs	(8)
Instruction Cycle Time	Tinst	Tinst = 4/fcp	4.0		30.7	μs	(8)
Internal Clock Operation (Rf Oscill	ation); Syst		1		1		1=
Clock Oscillation Frequency	foec	$R_f = 62k\Omega \pm 2\%$	600	-	1,000	kHz	(9)
Instruction Cycle Time	Tinst	Tinst = 4/fosc	4.0		6.7	μs	(9)
Internal Clock Operation (Ceramic		, <i>– – – – – – – – –</i> –			т - а.г. з		r
Clock Oscillation Frequency	fosc	Ceramic Filter	784		816	kHz	(10)
Instruction Cycle Time	Tinst	Tinst = 4/foec	4.9	_	5.1	μs	(10)
		 					

(NOTE) All voltages are with respect to GND.

200

^{*} A typical value of ICCS2 is a reference value when Ta is at 25°C.



■ ELECTRICAL CHARACTERISTICS - 2 (Ta = -40 to +85°C)

Symbol		Valu	ne	Unit	Note
	Test Conditions	min	max	0	
VpH	HLT = 0.2V	2.3		٧	(17)
Ірн	V _{in} = V _{CC} , HLT = 0.2V, V _{DH} = 2.3V	-	4.0	μΑ	(17), (19)
tHD		100	_	μs	(17)
tec		100		μs	(17)
 		_	1000	μs	(17)
+		_	1000	μs	(17)
		400	-	μs	(17)
	Rf Oscillation, External	100	-	μs	(17)
TOPR	Ceramic Filter Oscillation	4000	_		
tperi	Rf Oscillation, External Clock Operation	1	-	ms	(18)
(not)	Ceramic Filter Oscillation	4			
tRST2	External Reset, HLT=V _{CC} , V _{CC} = 4.5 to 5.5V	2-Tinst	_	μs	(18
trRST	External Reset, HLT = Vcc, Vcc = 4.5 to 5.5V		100	μs	(18
tfRST	External Reset, HLT = Vcc. Vcc = 4.5 to 5.5V	_	100	μs	(18
T-INT		_	50	μs	(14
		_	50	μs	(14
	VDH IDH tHD tRC tfHLT trHLT tHLT tOPR tRST1 tRST2	VDH HLT = 0.2V IDH Vin = VCC, HLT = 0.2V, VDH = 2.3V tHD tRC trHLT trHLT tOPR Rf Oscillation, External Clock Operation Ceramic Filter Oscillation Rf Oscillation, External Clock Operation Ceramic Filter Oscillation tRST1 Rf Oscillation, External Clock Operation Ceramic Filter Oscillation tRST2 External Reset, HLT = VCC, VCC = 4.5 to 5.5V trRST trRST trRST trRST trRST trRST trRST trRST TrRST VCC = 4.5 to 5.5V	Symbol Test Conditions min	VDH	Symbol Test Conditions min max Unit

(NOTE)

- Applied to PMOS load of CMOS output pins and CMOS I/O common pins among D and R pins.
 Applied to CMOS output pins, CMOS I/O common pins, input pins with pull up MOS, and I/O common pins with pull up MOS among D and R pins.
- 3. Applied to open-drain output pins and open-drain I/O common pins among D and R pins.
- 4. Pull up MOS current is excluded.

Pull up MUS current is excluded.

Applied to the supply current when the LCD-IV is in the reset state and the crystal oscillation for timer doesn't operate. (Current that flows in the input/output circuit and in the power supply circuit for LCD-is excluded).

Test Conditions: RESET, HLT, TEST = VCC (Reset State)

NT, INT, INT, INT, IND, to Rass, De to Dis = VCC

Dis/XO, Dis/XI = VCC (Crystal oscillation for timer is not selected). -D₁₄/XO = Open, D₁₅/XI = V_{CC} (Crystal oscillation for timer is selected).

V₁, V₃ = V_{CC}

COM₁ to COM₄, SEG₁ to SEG₃₂ = Open


COM₂ to COM₃ to COM₄, SEG₁ to SEG₃₂ = Open

When the crystal oscillation for timer operates, the standby supply current (2) I_{CCS2} flows in addition to I_{CC1} or I_{CC2}.

When the LCD-IV is installed in the user's system, and in operation current increases according to the external circuitry and the contraction of this point (The contraction of this point (devices. Those are connected to the LCD-IV. User should design the power supply in consideration of this point (The difference between the measured current in the above reset state and that measured in the operational state in the user's

system is the increased part of the supply current).

6. Standby I/O leakage current is the leakage current of I/O pins in the "Halt" and "Disable" state. Standby to leakage current is the reakage current of the pints in the line that and libraries state.
 Current that flows in the input/output circuit and in the power supply circuit for LCD is excluded. The standby supply current (2) is the supply current at VC_C = 5V ± 10% in "Half" state in the case that the crystal oscillation for timer is selected (only the crystal oscillator for timer, 5-bit divider and 6-bit prescaler are in operation). 8. Applied to external clock operation (system clock).



9. Applied to internal clock operation using resistor Rf. (system clock)




Wiring of OSC1 and OSC2 pins should be as short as possible because the oscillation frequency is modified by capacitance of these pins.


Applied to internal clock operation using ceramic filter. (system clock)
 Power supply condition V_{CC} ≥ V₁ ≥ V₂ ≥ V₃ ≥ GND should be maintained.
 Applied to input pins, I/O common pins among D and R pins, and RESET, HLT, OSC₁, INT₂, INT₃ pins.

13. Lower limit of operation frequency is determined by liquid crystal display duty. Flutter occurs on liquid crystal display if frame frequency is under 32 Hz. Therefore operation frequency should be determined to prevent that frame frequency becomes under 32 Hz.

The following shows the relation between liquid crystal display frame frequency and operation frequency.



14. INT_e and INT₁ inputs must be retained for two or more instruction cycle time at both "High" and "Low" levels.




15. Power supply circuit for LCD is excluded. The standby supply current (1) is the supply at V_{CC} = 5V ± 10% in "Halt" state in the case that the crystal oscillation for timer is not selected. The supply current when supply voltage falls to the Halt Duration Voltage is called "Halt Current" (IDH). (shown in ELECTRICAL CHARACTERISTICS—2)


(2) HITACHI

202


- 16. The voltage that drops between the power supply pins (VCC, V1, V2, V3) and each common or segment output pin.
- 17. External Halt Timing Chart



18. RESET Input Condition



- trst, includes the time that required from the power ON until the operation gets into the constant state.
 trst, is applied when the operation is in the constant state.
 Reset circuit at power on is not installed. Simple reset circuit at power on is the following.



The supply current at V_{CC} = V_{DH} = 2.3V in "Halt" state, in the case that the crystal oscillation for timer is not selected. Current that flows in the input/output circuit and in the power supply circuit for LCD is excluded.

■ ELECTRICAL CHARACTERISTICS (Vcc = 2.5 to 5.5V)

ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit	Note
Supply Voltage	Vcc	-0.3 to +7.0	٧	
Pin Voltage	V _{T1}	-0.3 to V _{CC} +0.3	V	
Maximum Total Output Current (1)	-Σlo1	25	mA	(Note 3)
Maximum Total Output Current (2)	ΣΙο2	25	mA	(Note 3)
Operating Temperature	Topr	-40 to +85	°C	
Storage Temperature	⊤stg	-55 to +125	°C	

- (NOTE) 1. Permanent LSI damage may occur if maximum ratings are exceeded. Normal operation should be under the conditions of "ELECTRICAL CHARACTERISTICS-1, -2." If these conditions are exceeded, it could be cause of malfunction of LSI and affects reliability of LSI.
 - 2. All voltages are with respect to GND.
 - 3. Maximum Total Output Current is the total sum of output currents which can flow out or in simultaneously.
 - 4. Power supply condition $V_{CC} \ge V1 \ge V2 \ge V3 \ge GND$ should be maintained.



• ELECTRICAL CHARACTERISTICS - 1 (V_{CC} = 2.5 to 5.5V, T_a =-40 to +85°C)

	1			Va	lue	Unit	Note	
Item	Symbol Test Conditions		itions	min max		Oint		
Input "Low" Voltage	VIL		-0.3	0.15-V _{CC}	V			
Input "High" Voltage	ViH		0.85-Vcc	V _{CC} + 0.3	V	(11)		
Output "Low" Voltage	Vol	I _{OL} = 0.4 mA	_	0.4	V			
Output "High" Voltage (1)	V _{OH1}	-IOH = 0.08 mA		Vcc-0.5	_	٧	(1)	
Output "High" Voltage (2)	V _{OH2}	-lo _H = 0.01 mA		Vcc-0.4	_	V	(2)	
Driver Voltage Descending (COM)	Vd1	Id = 0.05 mA		_	0.5	٧	(15)	
Driver Voltage Descending (SEG)	Vd2	Id = 0.01 mA		_	0.5	٧	(15)	
Dividing Resistor of LCD Power Supply	Rwell			25	300	kΩ		
Interrupt Input Hold Time	tiNT			2.Tinst		μs	(13)	
Output "High" Current	Іон	Von = Vcc			4	μΑ	(3)	
Input Leakage Current	liL	Vin = 0 to Vcc			2	μΑ	(4), (11)	
Pull up MOS Current	-IP	Vcc = 3V		10	100	μΑ		
Supply Current	Icc	Vin = Vcc, Vcc = Rf Oscillation (fosc = 200 kHz) External Clock Op (fcp = 200 kHz)	-	0.3	mA	(5)		
Standby I/O Leakage Current	ILS	HLT = 0.5V, Vin	_	1	μΑ	(6), (11)		
Standby Supply Current (1)	Iccs1	Vin = V _{CC} , HLT = V _{CC} = 2.5 to 3.5V	-	6	μΑ	(14)		
Standby Supply Current (2)	1ccs2	Vin = V _{CC} , HLT = V _{CC} = 3.0V	_	21	μΑ	(7)		
LCD Display Voltage	VLCD	VCC-V ₃	2.5	Vcc	V	(10)		
Frame Frequency of LCD Drive	fF	n = 1 (static) n = 2 (1/2 Duty) n = 3 (1/3 Duty) n = 4 (1/4 Duty)		1 256 x n x T _{inst}		Hz	(12)	
External Clock Operation; Sy	stem Clock							
External Clock Frequency	fcp	T		130	300	kHz	(8), (12)	
External Clock Duty	Duty			45	55	%	(8)	
External Clock Rise Time	trcp			0	0.2	μs	(8)	
External Clock Fall Time	tfcp			0	0.2	μς	(8)	
Instruction Cycle Time	Tinst	Tinst = 4/fcp		13.3	30.7	μs	(8)	
Internal Clock Operation (Rf	Oscillation); System Clock						
	6	R _f =270kΩ±2%	Vcc = 2.5 to 3.5V	130		kHz	(9)	
Clock Oscillation Frequency	lation Frequency fosc	111-270kus=270	Vcc = 2.5 to 5.5V	130	300	NI74		
Instruction Cycle Time Tin	T:	Tinst Tinst=4/fosc	Vcc = 2.5 to 3.5V	14.8 13.3	30.7	μs	(9)	
manuction cycle rane	inst	- HIST -/ OSC	Vcc = 2.5 to 5.5\		30.7			
Clock Oscillation Frequency for R		$R_f = 62k\Omega \pm 2\%$	R. = 62kO + 2% V _{CC} = 4.5 to 5.5V		1000	kHz	(9)	
Grock Oscination r requency	fosc	117 - 02142 1 270	V _{CC} = 2.5 to 5.5 V	420	1000	*****		
Instruction Cycle Time	T:	Tinst = 4/forc	V _{CC} = 4.5 to 5.5V	4.0	6.7	μs	(9)	
Instruction Cycle Time $T_{inst} = 4/f_{osc}$		$V_{CC} = 2.5 \text{ to } 5.5 \text{ V}$	4.0	9.5				

(NOTE) All voltages are with respect to GND.



• ELECTRICAL CHARACTERISTICS-2 (Ta =-40 to +85°C)

ltem	Symbol	Tora Conditions	Value		Unit	Note
		Test Conditions	min	max	Unit	More
Halt Duration Voltage	VDH	HLT = 0.2V	2.3	_	V	(16)
Halt Current	IDH	Vin = Vcc, HLT = 0.2V, VDH = 2.3V		4.0	μА	(16), (18)
Halt Delay Time	tHD		100		μs	(16)
Operation Recovery Time	tRC		100	-	μs	(16)
HLT Fall Time	tfHLT		-	1000	μs	(16)
HLT Rise Time	trHLT		_	1000	μs	(16)
HLT "Low" Hold Time	thLT		400	_	μs	(16)
HLT "High" Hold Time	topa		100	-	μs	(16)
RESET Pulse Width (1)	tRST1	External Reset, HLT = VCC	1	-	ms	(17)
RESET Pulse Width (2)	tRST2	External Reset, HLT=V _{CC} , V _{CC} =2.5V to 5.5V	2·Tinst	_	μs	(17)
RESET Rise Time	trRST	External Reset, HLT = Vcc Vcc = 2.5 to 5.5V	_	100	μs	(17)
RESET Fall Time	tfRST	External Reset, HLT = VCC VCC = 2.5 to 5.5V	-	100	μs	(17)
INT ₀ , INT ₁ Rise Time	trINT		_	50	μs	(13)
INT ₀ , INT ₁ Fall Time	tent		_	50	μs	(13)

Applied to PMOS load of CMOS output pins and CMOS I/O common pins among D and R pins. (NOTE)

2. Applied to CMOS output pins, CMOS I/O common pins, input pins with pull up MOS, and I/O common pins with pull up MOS among D and R pins.

Applied to open-drain output pins and open-drain I/O common pins among D and R pins.
 Pull up MOS current is excluded.

Applied to the supply current when the LCD-IV is in the reset state and the crystal oscillation for timer doesn't operate. (Current that flows in input/output circuit and in the power supply circuit for LCD is excluded).

Test Conditions: RESET, HLT = Vcc (Reset State), TEST = Vcc


 $-D_{14}/XO$, $D_{15}/XI = V_{CC}$ (Crystal oscillation for timer is not selected.) D14/XO, D15/XI-— D₁₄/XO = Open, D₁₅/XI = V_{CC} (Crystal oscillation for timer is selected.)

V₁, V₂, V₃ = V_{CC} COM₄, SEG₁ to SEG₃₂ = Open
When the crystal oscillation for timer is selected.)
When the crystal oscillation for timer operates, the standby supply current (2) I_{CCS2} flows in addition to I_{CC}.
When the I_{CD-IV} is installed in the user's system, and in operation current increases according to the external circuitry and devices. Those are connected to the I_{CD-IV}. User should design the power supply in consideration of this point. (The difference between the measured current in the above reset state and that measured in the operational state in the user's system is the increased part of the supply current).

6. Standby I/O leakage current is the leakage current of I/O pins in the "Halt" and "Disable" state.

Current that flows in the input/output circuit and in the power supply circuit for LCD is excluded. The standby supply
current (2) is the supply current at VCC = 3.0V in "Halt" state in the case that the crystal oscillation for timer is
selected (only the crystal oscillator for timer, 5-bit divider and 6-bit prescaler are in operation).

8. Applied to external clock operation. (system clock)



9. Applied to internal clock operation using resistor Rf. (System Clock)




Wiring OSC, and OSC2 pins should be as short as possible because the oscillation frequency is modified by capacitance of these pins.

wiring 0.501 and 0.502 bits strong be a short as possible because the destriction requestly is industrial of the power supply condition V_{CC} ≥ V₁ ≥ V₂ ≥ V₃ ≥ GNO should be maintained.


11. Applied to input pins, I/O common pins among D and R pins, and RESET, HLT, OSC₁, INT₀, INT₁ pins.

12. Lower limit of operation frequency is determined by liquid crystal display duty. Flutter occurs on liquid crystal display if frame frequency is under 32 Hz. Therefore operation frequency should be determined to prevent that frame frequency becomes under 32 Hz.

The following shows the relation between liquid crystal display frame frequency and operation frequency.




13. INTo and INT1 inputs must be retained for two or more instruction cycle time at both "High" and "Low" levels.




@HITACHI

Hitachi America Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300 206

- Current that flows in the input/output circuit and in the power supply circuit for LCD is excluded. The standby supply
 current (1) is the supply at V_{CC} = 2.5 to 3.5V in "Halt" state in the case that the crystal oscillation for timer is not selected.
 The supply current when supply voltage fails to the Halt Duration Voltage is called "Halt Current" (I_{DH}). (shown in
 ELECTRICAL CHARACTERISTICS = 2).
- 15. The voltage that drops between the power supply pins (VCC, V1, V2, V3) and each common or segment output pin.
- 6. External Halt Timing Chart




17. RESET Input Condition



- trest, includes the time required from the power ON until the operation gets into the constant state.
- tRST₁ is applied when the operation is in the constant state.

 Reset circuit at power on is not installed. Simple reset circuit at power on is the following



18. The supply current at V_{CC} = V_{DH} = 2.3V in "Halt" state, in the case that the crystal oscillation for timer is not selected. Current that flows in the input/output circuit and in the power supply circuit for LCD is excluded.

■ SIGNAL DESCRIPTION

The input and output signals for the LCD-IV shown in PIN ARRANGEMENT are described in the following paragraphs.

V_{CC} and GND

Power is supplied to the LCD-IV using these two pins. V_{CC} is power and GND is the ground connection.

RESET

The LCD-IV can be reset by pulling RESET High. Refer to RESET FUNCTION for additional information.

OSC₁ and OSC₂

These pins provide control input for the on-chip clock oscillator circuit. A resistor, a ceramic filter circuit, or an external oscillator can be connected to these pins to provide a system clock with various degreeds of stability/cost trade-offs. Lead length and stray capacitance on these two pins should be minimized.

Refer to OSCILLATOR for recommendations about these

pins.

• HL1

This pin is used to enter the LCD-IV into the HALT state (Stand-by Mode). The LCD-IV can be moved into the halt state by pulling HLT low.

In the halt state the internal clock stops and all the internal statuses (RAM, Registers, Carry, Status, Program Counter, etc.) are maintained. Consequently power consumption is greatly reduced. By pulling HLT high, the LCD-IV starts operation from the status just before the halt state.

Refer to HALT FUNCTION for details of halt mode.

• TEST

This pin is not for user application and must be connected to $\ensuremath{V_{CC}}\xspace$.

INT₀ and INT₁

These pins generate interrupt request to the LCD-IV. Refer to INTERRUPT for additional information.



Hitachi America Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300