

General Description

The MAX941/MAX942/MAX944 are single/dual/quad high-speed comparators optimized for systems powered from a 3V or 5V supply. These devices combine high speed, low power, and rail-to-rail inputs. Propagation delay is 80ns, while supply current is only 350µA per comparator.

The input common-mode range of the MAX941/ MAX942/MAX944 extends beyond both power-supply rails. The outputs pull to within 0.4V of either supply rail without external pull-up circuitry, making these devices ideal for interface with both CMOS and TTL logic. All input and output pins can tolerate a continuous shortcircuit fault condition to either rail.

Internal hysteresis ensures clean output switching. even with slow-moving input signals. The MAX941 features latch enable and device shutdown.

The single MAX941 and dual MAX942 are offered in the smallest 8-pin SO: the µMAX package. Both the single and dual MAX942 are available in 8-pin DIP and SO packages as well. And, the quad MAX944 comes in 14pin DIP and narrow SO packages.

Applications

3V/5V Systems Battery-Powered Systems Threshold Detectors/Discriminators Line Receivers Zero-Crossing Detectors Sampling Circuits

Features

- ♦ In µMAX Package: Smallest 8-Pin SO
- ♦ Optimized for 3V and 5V Applications (operation down to 2.7V)
- ◆ Fast, 80ns Propagation Delay (5mV overdrive)
- ♦ Rail-to-Rail Input Voltage Range
- **♦ Low Power:**

1mW Power Dissipation per Comparator (3V) 350µA Supply Current


- ◆ Low, 1mV Offset Voltage
- Internal Hysteresis for Clean Switching
- ♦ Outputs Swing 200mV of Power Rails
- **♦ CMOS/TTL-Compatible Outputs**
- ◆ Output Latch (MAX941 only)
- ♦ Shutdown Function (MAX941 only)

Ordering Information

PART	TEMP. RANGE	PIN-PACKAGE
MAX941CPA	0 ℃ to +70 ℃	8 Plastic DIP
MAX941CSA	0 ℃ to +70 ℃	8 SO
MAX941CUA	0 ℃ to +70 ℃	8 µMAX
MAX941C/D	0 ℃ to +70 ℃	Dice*
MAX941EPA	-40 ℃ to +85 ℃	8 Plastic DIP
MAX941ESA	-40 ℃ to +85 ℃	8 SO
MAX941MJA	-55 ℃ to +125 ℃	8 CERDIP

Ordering Information continued at end of data sheet.

Pin Configurations



MIXLM

Maxim Integrated Products 1

Call toll free 1-800-998-8800 for free samples or literature.

Dice are specified at T_A = +25 ℃, DC parameters only.

ABSOLUTE MAXIMUM RATINGS

Power-Supply Ranges
Supply Voltage V+ to GND+7V
Differential Input Voltage0.3V to (V+ + 0.3V)
Common-Mode Input Voltage0.3V to (V+ + 0.3V)
LATCH Input (MAX941 only)0.3V to (V+ + 0.3V)
SHDN Control Input (MAX941 only)0.3V to (V+ + 0.3V)
Continuous Power Dissipation (T _A = +70 ℃)
8-Pin Plastic DIP (derate 9.09mW/ ℃ above +70 ℃)727mW
8-Pin SO (derate 5.88mW/ ℃ above +70 ℃)471mW
8-Pin µMAX (derate 4.1mW/ ℃ above +70 ℃)330mW

8-Pin CERDIP (derate 8.00mW/ ℃ ab	ove +70 ℃)640mW
14-Pin Plastic DIP (derate 10.00mW/ %	C above +70 ℃)800mW
14-Pin SO (derate 8.33mW/ ℃ above	+70 ℃)667mW
14-Pin CERDIP (derate 9.09mW/ ℃ a	bove +70 ℃)727mW
Operating Temperature Ranges	
MAX94_C	0 ℃ to +70 ℃
MAX94_E	40 ℃ to +85 ℃
MAX94_MJ	55 ℃ to +125 ℃
Storage Temperature Range	
_ead Temperature (soldering, 10sec)	∵+300 ℃

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

(V+ = 2.7V to 6.0V, T_A = T_{MIN} to T_{MAX}, unless otherwise noted. Typical values are at T_A = +25 °C.)

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS	
Positive Supply Voltage	V+			2.7		6.0	٧	
Input Voltage Range	VCMR	(Note 1)		-0.2		V+ + 0.2	٧	
Input-Referred Trip Points	VTRIP	V _{CM} = 0V or V _{CM} = V+ (Note 2)	T _A = +25 ℃		1	3	mV	
прискетете тр готс			TA = TMIN to TMAX			4		
Input Offset Voltage	Vos	$V_{CM} = 0V$ or	T _A = +25 ℃		1	2	mV	
input onset voltage	V US	V _{CM} = V+ (Note 3)	TA = TMIN to TMAX			3		
Input Bias Current	l _B	VIN = VOS, VCM = 0V	MAX94_C		150	300	nA	
input bids outroite	טי	or V _{CM} = V+ (Note 4)	MAX94_E/M		150	400		
Input Offset Current	los	VIN = VOS, VCM = 0V C	r V+		10	100	nA	
Common-Mode Rejection Ratio	CMRR	(Note 5)			80	300	μV/V	
Power-Supply Rejection Ratio	PSRR	$2.7V \le V + \le 6.0V$, V_{CM}	= 0V		80	300	μV/V	
Output High Voltage	Voн	ISOURCE = 400µA		V+ - 0.4	V+ - 0.2		V	
Output High Voltage		ISOURCE = 4mA		V+ - 0.4	V+ - 0.3			
Output Low Voltage	Vol	ISINK = 400µA			0.2	0.4	V	
Catput Low Voltage	VOL	ISINK = 4mA			0.3	0.4	, v	
Output Leakage Current	JLEAK	(Note 6)				1	μΑ	
		V+ = 3V	MAX941		380	600		
		V1 - 3V	MAX942/MAX944		350	500		
Supply Current per Comparator	Icc	V+ = 5V	MAX941		430	700	μA	
			MAX942/MAX944	ļ	400	600		
		MAX941 only, shutdow	$vn \mod (V+=3V)$		12	30		
Power Dissipation per	PD	(Note 7)	MAX941		1.0	4.2	mW	
Comparator	, , ,	(Note 1)	MAX942/MAX944		1.0	3.6	11100	
Propagation Delay	tPD+, tPD-	(Note 8)	MAX94_C		80	150	ns	
Tropagation belay		(Note 8) MAX94_E/M			80	200	113	
Differential Propagation Delay	dtpD	(Note 9)			10		ns	

•	MAXI	AA
2		

ELECTRICAL CHARACTERISTICS (continued)


(V+ = 2.7V to 6.0V, TA = TMIN to TMAX, unless otherwise noted. Typical values are at TA = +25 °C.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Propagation Delay Skew		(Note 10)		10		ns
Logic Input Voltage High	ViH	(Note 11)	$\frac{V_{+}}{2} + 0.4$	$\frac{V_{+}}{2}$		٧
Logic Input Voltage Low	VIL	(Note 11)		<u>V+</u>	V+ - 0.4	٧
Logic Input Current	ՍԼ, ՍԻ	VLOGIC = 0V or V+ (Note 11)		2	10	μA
Data-to-Latch Setup Time	ts	(Note 12)		20		ns
Latch-to-Data Hold Time	tH	(Note 12)		30		ns
Latch Pulse Width	t _{LPW}	MAX941 only		50		ns
Latch Propagation Delay	tlpd	MAX941 only		70		ns
Shutdown Time		(Note 13)		3		μs
Shutdown Disable Time		(Note 13)		10		μs

- **Note 1:** Inferred from the CMRR test. Note also that either or both inputs can be driven to the absolute maximum limit (0.3V beyond either supply rail) without damage or false output inversion.
- **Note 2:** The input-referred trip points are the extremities of the differential input voltage required to make the comparator output change state. The difference between the upper and lower trip points is equal to the width of the input-referred hysteresis zone. See Figure 1.
- **Note 3:** Vos is defined as the center of the input-referred hysteresis zone. See Figure 1.
- Note 4: The polarity of IB reverses direction as V_{CM} approaches either supply rail. See *Typical Operating Characteristics* for more detail.
- Note 5: Specified over the full common-mode range (VCMR).
- **Note 6:** Applies to the MAX941 only when in shutdown mode. Specification is for current flowing into or out of the output pin for VOUT driven to any voltage from V+ to GND.
- **Note 7:** Typical power dissipation specified with V+ = 3V; maximum with V+ = 6V.
- Note 8: Parameter is guaranteed by design and specified with V_{OD} = 5mV and C_{LOAD} = 15pF in parallel with 400μA of sink or source current. V_{OS} is added to the overdrive voltage for low values of overdrive. See Figure 2.
- Note 9: Specified between any two channels in the MAX942/MAX944.
- Note 10: Specified as the difference between tpD+ and tpD. for any one comparator.
- Note 11: Applies to the MAX941 only for both SHDN and LATCH pins.
- Note 12: Applies to the MAX941 only. Comparator is active with LATCH pin driven high and is latched with LATCH pin driven low. See Figure 2.
- **Note 13:** Applicable to the MAX941 only. Comparator is active with SHDN pin driven high and is in shutdown with SHDN pin driven low. Shutdown disable time is the delay when SHDN is driven high to the time the output is valid.


Typical Operating Characteristics


(V+ = 3.0V, T_A = +25 ℃, unless otherwise noted.)




_Typical Operating Characteristics (continued)

(V+ = 3.0V, T_A = +25 °C, unless otherwise noted.)









MIXIM

Typical Operating Characteristics (continued)

(V+ = 3.0V, T_A = +25 ℃, unless otherwise noted.)





Pin Description

PIN MAX941 MAX942 MAX944					
		NAME	FUNCTION		
_	1	1	OUTA	Comparator A output	
_	2	2	INA-	Comparator A inverting input	
_	3	3	INA+	Comparator A noninverting input	
1	8	4	V+	Positive supply (V+ to GND must be ≤ 7V)	
_	5	5	INB+	Comparator B noninverting input	
_	6	6	INB-	Comparator B inverting input	
	7	7	OUTB	Comparator B output	
_	_	8	OUTC	Comparator C output	
_	_	9	INC-	Comparator C inverting input	
_	_	10	INC+	Comparator C noninverting input	
6	4	11	GND	Ground	
_		12	IND+	Comparator D noninverting input	
_	_	13	IND-	Comparator D inverting input	
	_	14	OUTD	Comparator D output	
2		_	!N+	Noninverting input	
3	_	_	IN-	Inverting input	
4	_	_	SHDN	Shutdown: MAX941 is active when SHDN is driven high; MAX941 is in shutdown when SHDN is driven low.	
5	_		LATCH	The output is latched when LATCH is low. The latch is transparent when LATCH is high.	
7			OUT	Comparator output	
8	_	_	N.C.	No connect—not internally connected	

6






Figure 1. Input and Output Waveform, Noninverting Input Varied

Detailed Description

The MAX941/MAX942/MAX944 single-supply comparators feature internal hysteresis, high speed, and low power. Their outputs are guaranteed to pull within 0.4V of either supply rail without external pull-up or pull-down circuitry. Rail-to-rail input voltage range and low-voltage single-supply operation make these devices ideal for portable equipment. The MAX941/MAX942/MAX944 interface directly to CMOS and TTL logic.

Timing

Most high-speed comparators oscillate in the linear region because of noise or undesired parasitic feedback. This tends to occur when the voltage on one input is at or equal to the voltage on the other input. To counter the parasitic effects and noise, the MAX941/MAX942/MAX944 have internal hysteresis.

The hysteresis in a comparator creates two trip points: one for the rising input voltage and one for the falling input voltage (Figure 1). The difference between the trip points is the hysteresis. When the comparator's input voltages are equal, the hysteresis effectively causes one comparator input voltage to move quickly past the other, thus taking the input out of the region where oscillation occurs. Standard comparators require hysteresis to be added with external resistors. The MAX941/MAX942/MAX944's fixed internal hysteresis

eliminates these resistors and the equations needed to determine appropriate values.

Figure 1 illustrates the case where IN- is fixed and IN+ is varied. If the inputs were reversed, the figure would look the same, except the output would be inverted.

The MAX941 includes an internal latch that allows storage of comparison results. The LATCH pin has a high input impedance. If LATCH is high, the latch is transparent (i.e., the comparator operates as though the latch is not present). The comparator's output state is stored when LATCH is pulled low. All timing constraints must be met when using the latch function (Figure 2).

Shutdown Mode (MAX941 Only)

The MAX941 shuts down when SHDN is low. When shut down, the supply current drops to less than 30µA, and the three-state output becomes high impedance. The SHDN pin has a high input impedance. Connect SHDN to V+ for normal operation. Exit shutdown with LATCH high; otherwise, the output will be indeterminate.

Input Stage Circuitry

The MAX941/MAX942/MAX944 include internal protection circuitry that prevents damage to the precision input stage from large differential input voltages. This protection circuitry consists of four back-to-back diodes between IN+ and IN- as well as two $2.5 k\Omega$ resistors (Figure 3). The diodes limit the differential voltage applied to the internal circuitry of the comparators to be no more than $4V_F$, where V_F is the forward voltage drop of the diode (about 0.7V at +25 $\mbox{\ensuremath{\mathfrak{C}}}$).

For a large differential input voltage (exceeding 4V_F), this protection circuitry increases the input bias current at IN+ (source) and IN- (sink).

Input Current =
$$\frac{(IN + - IN -) - 4V_F}{2 \times 2.5 k\Omega}$$

Input current with large differential input voltages should not be confused with input bias current (IB). As long as the differential input voltage is less than 4VF, this input current is equal to IB. The protection circuitry also allows for the input common-mode range of the MAX941/MAX942/MAX944 to extend beyond both power-supply rails. The output is in the correct logic state if one or both inputs are within the common-mode range.




Figure 2. MAX941 Timing Diagram with Latch Operator

Output Stage Circuitry

The MAX941/MAX942/MAX944 contain a current-driven output stage as shown in Figure 4. During an output transition, ISOURCE or ISINK is pushed or pulled to the output pin. The output source or sink current is high during the transition, creating a rapid slew rate. Once the output voltage reaches VOH or VOL, the source or sink current decreases to a small value, capable of maintaining the VOH or VOL static condition. This significant decrease in current conserves power after an output transition has occurred.

One consequence of a current-driven output stage is a linear dependence between the slew rate and the load capacitance. A heavy capacitive load will slow down a voltage output transition. This can be useful in noise-sensitive applications where fast edges may cause interference.

Applications Information

Circuit Layout and Bypassing

The high gain bandwidth of the MAX941/MAX942/MAX944 requires design precautions to realize the comparators' full high-speed capability. The recommended precautions are:

- 1) Use a printed circuit board with a good, unbroken, low-inductance ground plane.
- Place a decoupling capacitor (a 0.1μF ceramic capacitor is a good choice) as close to V+ as possible.
- Pay close attention to the decoupling capacitor's bandwidth, keeping leads short.
- On the inputs and outputs, keep lead lengths short to avoid unwanted parasitic feedback around the comparators.
- 5) Solder the device directly to the printed circuit board instead of using a socket.

M	1	XI	M	
	-			




Figure 3. Input Stage Circuitry




Figure 4. Output Stage Circuitry




Figure 5. 3.3V Digitally Controlled Threshold Detector




Figure 6. Line Transceiver Application

MIXKM


_Ordering Information (continued)

PART	TEMP. RANGE	PIN-PACKAGE
MAX942CPA	0 ℃ to +70 ℃	8 Plastic DIP
MAX942CSA	0 ℃ to +70 ℃	8 SO
MAX942CUA	0 ℃ to +70 ℃	8 µMAX
MAX942C/D	0 ℃ to +70 ℃	Dice*
MAX942EPA	-40 ℃ to +85 ℃	8 Plastic DIP
MAX942ESA	-40 ℃ to +85 ℃	8 SO
MAX942MJA	-55 ℃ to +125 ℃	8 CERDIP
MAX944CPD	0 ℃ to +70 ℃	14 Plastic DIP
MAX944CSD	0 ℃ to +70 ℃	14 SO
MAX944EPD	-40 ℃ to +85 ℃	14 Plastic DIP
MAX944ESD	-40 ℃ to +85 ℃	14 SO
MAX944MJD	-55 ℃ to +125 ℃	14 CERDIP


^{*} Dice are specified at $T_A = +25 \, \text{C}$, DC parameters only.

_Chip Topographies

MAX941



MAX942





TRANSISTOR COUNT: 134(MAX941), 190(MAX942) SUBSTRATE CONNECTED TO GND

10



Package Information







5876651 0013815 T64 🖿

MIXIM

Package Information (continued)





Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

12 ______Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 (408) 737-7600

© 1995 Maxim Integrated Products

Printed USA

is a registered trademark of Maxim Integrated Products.