



SSI 32D5382

Data Synchronizer/ 2, 7 RLL ENDEC

Advance Information

November, 1989


DESCRIPTION

The SSI 32D5382 Data Synchronizer/2, 7 RLL ENDEC provides data recovery and data encoding for storage systems which employ a 2, 7 RLL encoding format. Data synchronization is performed with a fully integrated high performance PLL. A zero phase restart technique is used to minimize PLL acquisition time. The SSI 32D5382 has been optimized for operation as a companion device to the SSI 32C452A and the AIC 010 controllers. The VCO frequency setting elements are incorporated within the SSI 32D5382 for enhanced performance and reduced board space. Data rate is established with a single external programming resistor. The SSI 32D5382 utilizes an advanced bipolar process technology which affords precise decode window control without the requirement of an accurate 1/4 cell delay or external devices. To enhance disk drive testability, decode window symmetry control is available through a digital μ P port and/or two analog pins. This feature can facilitate defect mapping, automatic calibration, systematic error cancellation, window margin testing and error recovery. The SSI 32D5382 requires a single +5V power supply and is available in 28-pin DIP and PLCC packages.

FEATURES

- Data Synchronizer and 2, 7 RLL ENDEC
- Pin Compatible with SSI 32D5321/5322
- 12-24 Mbits/sec Operation
Programmed with a Single External Resistor
- Programmable Decode Window Symmetry via a μ P Port and/or Analog Pins
- Fast Acquisition Phase Locked Loop
- Zero Phase Restart Technique
- Fully Integrated Data Separator
- No External Delay Lines or Active Devices Required
- Crystal Controlled Reference Oscillator
- Hard/Soft Sector Operation
- +5V Operation
- 28-Pin DIP and PLCC Packages
- ESDI (Hard Sector) Compatible

BLOCK DIAGRAM



PIN DIAGRAM

WG	1	28	SOFT/HARD
VPA	2	27	WD
SDO	3	26	VPD
RD	4	25	XTAL2
RG	5	24	XTAL1
SDS	6	23	DGND
EPD	7	22	RRC
NC	8	21	WCLK
VCO IN	9	20	NRZ
PD OUT	10	19	AMO
AGND	11	18	WSL
RS	12	17	WSD
RF	13	16	WST
IREF	14	15	WSO

CAUTION: Use handling procedures necessary for a static sensitive component.

SSI 32D5382

Data Synchronizer/ 2, 7 RLL ENDEC

PIN DESCRIPTIONS

INPUT PINS

NAME	TYPE	DESCRIPTION
\overline{RD}	I	READ DATA: Encoded Read Data from the disk drive read channel, active low.
RG	I	READ GATE: Selects the PLL reference input and initiates the PLL synchronization sequence. A high level selects the \overline{RD} input and enables the Read Mode/Address Mark Detection sequences. A low level selects the crystal reference oscillator. Pin RG has an internal resistor pull-up.
WG	I	WRITE GATE: Enables the write mode. Pin WG has an internal resistor pull-up.
WSL	I	WINDOW SYMMETRY LATCH: Used to latch the input window symmetry control bits \overline{WSD} , $\overline{WS0}$ and $\overline{WS1}$ into the internal DAC. An active high level latches the input bits. Pin WSL has an internal resistor pull-up. If unused, connect this pin to ground.
WSD	I	WINDOW SYMMETRY DIRECTION: Controls the direction of the optional window symmetry shift. Pin WSD has an internal resistor pull-up. If unused, this pin can be left open.
$\overline{WS0}$	I	WINDOW SYMMETRY CONTROL BIT: A low level introduces a window shift of 1.5 % TORC (Read Reference Clock Period) in the direction established by WSD. Pin $\overline{WS0}$ has an internal resistor pull-up. If unused, this pin can be left open.
$\overline{WS1}$	I	WINDOW SYMMETRY CONTROL BIT: A low level introduces a window shift of 6% TORC (Read Reference Clock Period) in the direction established by WSD. A low level at both $\overline{WS0}$ and $\overline{WS1}$ will produce the sum of the two window shifts. Pin $\overline{WS1}$ has an internal resistor pull-up. If unused, this pin can be left open.
SOFT/HARD	I	SOFT/HARD SECTOR: Selects the address mark and the Preamble field patterns. A high level (Soft Sector) selects a 3T Preamble Field pattern and a non-violating 2, 7 address mark, N7V. A low level (Hard Sector) selects a 4T Preamble Field pattern and disables the address mark circuitry. Pin SOFT/HARD has an internal resistor pull-up.
WCLK	I	WRITE CLOCK: Write Clock input. Must be synchronous with the Write Data input on the NRZ Data Port. For small cable delays, WCLK may be connected directly to pin RRC (Read/Reference Clock).
EPD	I	ENABLE PHASE DETECTOR: A low level (Coast Mode) disables the phase detector and allows the VCO to coast. Pin EPD has an internal resistor pull up.

BIDIRECTIONAL PINS

NRZ	I/O	NRZ DATA PORT: Read Data output when RG is high and Write Data input when WG is high. In the idle mode NRZ is in a high impedance state.
-----	-----	--

SSI 32D5382

Data Synchronizer/ 2, 7 RLL ENDEC

PIN DESCRIPTIONS (Cont.)

OUTPUT PINS

NAME	TYPE	DESCRIPTION
\overline{WD}	O	WRITE DATA: Encoded write data output, active low.
RRC	O	READ/REFERENCE CLOCK: A multiplexed clock source used by the controller. In the read mode, this clock is the VCO frequency divided by two (1/TORC) and in the write mode it is the crystal reference frequency divided by two (1/TORO). No short clock pulses are generated during a mode change.
\overline{AMD}	O	ADDRESS MARK DETECT: In the soft sector Read Mode, a latched low level output indicates that an address mark has been detected. In non-Read modes \overline{AMD} is configured as a high impedance output.
\overline{SDO}	O	SYNC DETECT OUTPUT: An active low output that indicates successful detection of the 3T Preamble sync field. THE \overline{SDO} pin is not a TTL level signal.

ANALOG PINS

IREF	I	TIMING PROGRAM PIN: The VCO center frequency and the 1/4 Cell Delay are a function of the current source into pin IREF. The current is set by an external resistor, RR, connected from IREF to VPA.
XTAL1, XTAL2	I	CRYSTAL OSCILLATOR CONNECTIONS: If a crystal oscillator is not desired, XTAL1 maybe driven by an attenuated TTL source with XTAL2 open. The frequency must be at twice the data rate.
PD OUT	O	PHASE DETECTOR OUTPUT: Drives the Loop Filter input.
VCO IN	I	VCO CONTROL INPUT: Driven by the Loop Filter output.
SDS	I	SYNC DETECT SET: Used to program the sync detect retriggerable one-shot timing with an external R-C network. Connect the capacitor, Cd, to VPA and the resistor, Rd, to AGND.
RF, RS	I	WINDOW SYMMETRY ADJUST PINS: Provides analog control over the decode window symmetry; typically used to null out any window symmetry offset. A resistor connected from either RF or RS to AGND will provide magnitude and direction control. They can be used in conjunction with the digital control port WSD, $\overline{WS0}$, $\overline{WS1}$.

POWER

DGND, AGND	I	DIGITAL AND ANALOG GROUND
VPA	I	ANALOG +5V
VPD	I	DIGITAL +5V

SSI 32D5382

Data Synchronizer/ 2, 7 RLL ENDEC

OPERATION

The SSI 32D5382 is designed to perform data recovery and data encoding in rotating memory systems which utilize a 2, 7 RLL encoding format. In the Read Mode the SSI 32D5382 performs Data Synchronization, Sync Field Search and Detect, Address Mark Detect and Data Decoding. In the Write Mode, the SSI 32D5382 converts NRZ data into the 2,7 RLL format described in Table 1, it generates the Preamble Field, and inserts Address Marks as requested.

The SSI 32D5382 can operate with data rates ranging from 12 - 24 Mbits/sec. This data rate is established by a single 1% external resistor, RR, connected from pin IREF to VPA. This resistor establishes a reference current which sets the VCO center frequency, the phase detector gain, and the 1/4 cell delay. The value of this resistor is given by:

$$RR = \frac{IBD}{DR} - TBD$$

where: DR = Data Rate in Mbits/sec.

An internal crystal reference oscillator, operating at twice the data rate, generates the standby reference for the PLL. A series resonant crystal between XTAL1 and XTAL2 should be selected at twice the Data Rate. If a crystal oscillator is not desired, then an external attenuated TTL compatible reference may be applied to XTAL1, leaving XTAL2 open.

The SSI 32D5382 employs a Dual Mode Phase Detector; Harmonic in the Read Mode and Non-Harmonic in Write and Idle Modes. In the Read Mode the Harmonic Phase Detector updates the PLL with each occurrence of a DLYD DATA pulse. In the Write and Idle Modes the Non-Harmonic Phase Detector is continuously enabled, thus maintaining both phase and frequency lock. By acquiring both phase and frequency lock to the crystal reference oscillator and utilizing a zero phase restart technique, false lock to DLYD DATA is eliminated.

The phase detector incorporates a charge pump in order to drive the loop filter directly. The polarity and width of the output current pulses correspond to the direction and magnitude of the phase error. Figure 1 depicts the average output current as a function of the input phase error (relative to the VCO period).

The READ GATE (RG), and WRITE GATE (WG), inputs control the device mode as described in Table 2. RG is an asynchronous input and may be initiated or terminated at any position on the disk. WG is also an asynchronous input, but should not be terminated prior to the last output Write Data pulse.

READ OPERATION

The Data Synchronizer utilizes a fully integrated fast acquisition PLL to accurately develop the decode window. Read Gate, RG, initiates the PLL locking sequence and selects the PLL reference input; a high level (Read Mode) selects the \overline{RD} input and a low level selects the crystal reference oscillator.

In the Read Mode the rising edge of DLYD DATA enables the Phase Detector while the falling edge is phase compared to the rising edge of the VCO. As depicted in Figure 2, DLYD DATA is a 1/4 cell wide (TVCO/2) pulse whose leading edge is defined by the leading edge of \overline{RD} . An accurate and symmetrical decode window is developed from the VCO clock. The decode window is generated from the falling edges of the VCO clock. By utilizing a fully integrated symmetrical VCO running at twice the data rate, the decode window is insured to be accurate and centered symmetrically about the falling edges of DLYD DATA. The accuracy of the 1/4 cell delay only affects the retrace angle of the phase detector and does not influence the accuracy of the decode window.

Shifting the symmetry of the VCO clock effectively shifts the relative position of the DLYD DATA pulse within the decode window. This powerful capability easily facilitates defect mapping, automatic calibration, window margin testing, error recovery, and systematic error cancellation. For enhanced disk drive testability and error recovery, decode window control is provided via a μP port (WSL, WSD, $\overline{WS0}$, $\overline{WS1}$) as described in Table 3. In applications not utilizing this feature, WSL should be connected to ground, while WSD, $\overline{WS0}$, and $\overline{WS1}$ can be left open.

Window shifts in the range of $\pm 1.5\%$ to $\pm 7.5\%$ of TORC are easily programmed by latching the appropriate control word into the Window Shift Register with the WSL pin. Shifts in the positive or negative directions result in early or late decode windows respectively, as depicted in Figure 3. Additionally, for small systematic

SSI 32D5382

Data Synchronizer/ 2, 7 RLL ENDEC

error cancellation, a resistor, R, connected from either RS (Early) or RF (Late) to ground will provide analog control over the decode window. The magnitude of this shift, TSA is determined by:

$$TSA = 0.125 \text{ TORC} \left(1 - \frac{680 + R}{1180 + R} \right)$$

where: R is in ohms

Pins RF and RS are intended to be used as a trim and should be restricted to $\pm 1.5\%$ window shifts. They can be used in conjunction with the digital control port.

In Non-Read Modes, the PLL is locked to the crystal reference oscillator. This forces the VCO to run at a frequency which is very close to that required for tracking actual data and thus minimizes the associated frequency step during acquisition. When the reference input to the PLL is switched, the VCO is stopped momentarily, then restarted in an accurate phase alignment with the next PLL reference input pulse, and the VCO clock divider is reset. By minimizing the phase alignment in this manner (phase error ≤ 0.5 rads), the acquisition time is substantially reduced.

The SSI 32D5382 provides two sync modes for controlling the PLL locking sequence; Soft Sector and Hard Sector.

SOFT SECTOR MODE

The Soft Sector Mode activates the Preamble Search and Address Mark detection circuitry. As depicted in Figure 4, when RG transitions high, the counter is reset and the SSI 32D5382 requires 10 high to low transitions (Preamble '1' bits) before switching the reference input to the PLL, 48 high to low transitions before switching the Read Reference Clock to the VCO clock divided by two and activating the Address Mark Detect circuitry; then it must detect the Address Mark prior to 80 high to low transitions in order to enter the Read Mode. This sequence repeats after 95 input '1' bits until the read mode is successfully entered or until RG is cancelled.

When RG transitions high, the following PLL locking sequence begins:

a) PREAMBLE SEARCH:

The 3T detect circuitry initiates the PLL locking sequence once it has detected 10 consecutive

'100' bit groups from the 3T preamble field. The 3T detect timing is set by the sum of the 1/4 cell delay and the retriggeable one-shot delay. The 1/4 cell timing capacitor is included on-chip and its timing is externally set by resistor RR. The retriggeable one-shot timing is externally set by resistor Rd and capacitor Cd. The sum of their delays is set to 3.5 bit cell times. Therefore, a continuous stream of input pulses with a 3T bit cell time pulse rate keeps the one-shot reset, and a 4T or longer bit cell time input period allows the one-shot to time out producing a 4T detect pulse. The 4T detect pulse resets the Input Counter and the search is started over.

b) PLL ACQUISITION:

Once 10 consecutive '100' bit groups are detected, the reference input to the PLL is switched from the crystal reference oscillator to the DLYD DATA, the VCO is phase reset to the next DLYD DATA pulse, and PLL acquisition begins. When an additional 38 '100' bit groups are detected, the Read Reference Clock output (RRC) is switched to the VCO clock divided by 2, the 4T Detect circuitry is inhibited, and the Address Mark Detection circuitry is enabled. If a 4T detect pulse occurs before 48 Preamble '1' bits are detected, then the PLL is locked back to the crystal reference oscillator, the RRC output is switched to the crystal reference oscillator divided by 2, the Input Counter reset, and the sequence is restarted. No short duration glitches will occur at the RRC output during this switching.

c) ADDRESS MARK DETECTION:

The circuit searches for the occurrence of the 5EAX₁₆ Address Mark. The 4T detect circuitry remains active, so that, during the search, once a 4T or longer bit cell time input period is detected, the address mark must be found within the next five counts of the read input pulses. If an Address Mark is detected prior to the Input Counter reaching count 80, the correct phase of the RRC is ensured by resetting the n/2 divider, the AMD output is latched low, the PLL training sequence is terminated, and the Read Mode is entered allowing the data field to be read. If the Input

SSI 32D5382

Data Synchronizer/ 2, 7 RLL ENDEC

c) ADDRESS MARK DETECTION (Continued)

Counter reaches count 80 before the Address Mark is detected, the PLL is locked back to the crystal reference oscillator, the RRC output is switched to the crystal reference oscillator divided by 2, and the PLL training sequence is restarted when the Input Counter reaches count 96. Figure 5 depicts the Address Mark detection sequence.

HARD SECTOR MODE

In the Hard Sector mode ($\text{SOFT}/\overline{\text{HARD}} = 0$) the SSI 32D5382 utilizes a 4T (1000) Preamble Field and disables the Preamble Search and Address Mark detection circuitry. It allows the PLL to be controlled directly by RG for Hard Sector format operation. With the absence of an Address Mark, the 4T Preamble Field is utilized to properly set the bit cell alignment boundaries for proper decoding.

When RG transitions high, as depicted in Figure 6, reference input to the PLL is switched from the crystal reference oscillator to DLYD DATA, the VCO is phase reset to the next DLYD DATA pulse, and the PLL acquisition begins. When 32 '1' Preamble bits are detected, the RRC output is switched to the VCO clock divided by 2, and the Read Mode is entered allowing the data field to be read.

In the Hard Sector mode, the NRZ output is inverted and will remain low until the data field is read, as shown in Figure 7. Since the Preamble Search circuitry is not utilized, the external one-shot timing components (Cd, Rd) are not required and the SDS pin can be left open.

WRITE OPERATION

In the Write Mode the SSI 32D5382 converts NRZ data from the controller into 2, 7 RLL formatted data for storage onto the disk. The SSI 32D5322 can operate with a soft or hard sectored disk drive. In the Soft Sector Mode, ($\text{SOFT}/\overline{\text{HARD}} = 1$) the device generates a 3T Preamble Field and can insert a N7V Address Mark. The N7V Address Mark is a valid 2, 7 RLL pattern which is not contained in the code set. In the Hard Sector Mode, ($\text{SOFT}/\overline{\text{HARD}} = 0$) the device generates a 4T Preamble Field and no Address Mark. Serial NRZ data is clocked into the SSI 32D5382 and latched on defined cell boundaries. The NRZ input data must be synchronous with the rising edges of the WCLK input. In a SCSI or ST506 operation, WCLK is connected directly to the RRC output.

SOFT SECTOR MODE

In the Soft Sector Mode, when WRITE GATE (WG), transitions high and the NRZ input is held low, the SSI 32D5382 automatically generates the 3T (100) Preamble Field at the WRITE DATA ($\overline{\text{WD}}$), output. The 3T Preamble Field will continue to be generated until the first low to high transition on the NRZ line. As shown in Figure 8, the first low to high transition occurs with the second bit '1' of the 5₁₆ (0101) in the 5EAX₁₆ Address Mark generation pattern. To generate the Address Mark, the SSI 32D5382 automatically changes the '1' in the eleventh position (see note 3) of the 2, 7 RLL encoded sequence, to a '0'. This generates a pattern of seven zero's followed by two zero's. This unique pattern satisfies the 2, 7 RLL constraints, but will never occur during a normal encoding sequence. The x₁₆ of the 5EAX₁₆ Address Mark generation pattern can be selected, a 'C₁₆' (1100) was utilized in this example.

HARD SECTOR MODE

In the Hard Sector Mode, when WG goes high and the NRZ input is held low, the SSI 32D5382 automatically generates the 4T (1000) Preamble Field at the WRITE DATA, $\overline{\text{WD}}$, output. Note that in the Hard Sector mode, the NRZ input is inverted, therefore a constant low is equivalent to an '11...' input which generates the 4T '1000...' Preamble Field. The 4T Preamble Field will be generated between the time WG goes high and the first low to high transition on the NRZ line. The 32D5382 requires a minimum of 32 4T (1000) bit groups prior to the data field.

SSI 32D5382

Data Synchronizer/ 2, 7 RLL ENDEC

NRZ	2, 7 RLL
10	0100
11	1000
000	000100
010	100100
011	001000
0010	00100100
0011	00001000

TABLE 1: 2, 7 RLL Code Set

WG	RG	MODE
0	0	IDLE
0	1	READ
1	0	WRITE
1	1	ILLEGAL

TABLE 2: Mode Control

Ts, NOMINAL WINDOW SHIFT	WSD	WS1	WS0
+TS3	0	0	0
+TS2	0	0	1
+TS1	0	1	0
0	0	1	1
-TS3	1	0	0
-TS2	1	0	1
-TS1	1	1	0
0	1	1	1

TABLE 3: Decode Window Symmetry Control

SSI 32D5382

Data Synchronizer/ 2, 7 RLL ENDEC




FIGURE 1: Phase Detector Transfer Function




FIGURE 2: Data Synchronization Waveform Diagram

SSI 32D5382
Data Synchronizer/
2, 7 RLL ENDEC




FIGURE 3: Decode Window




FIGURE 4: Soft Sector Mode Timing Diagram

SSI 32D5382

Data Synchronizer/ 2, 7 RLL ENDEC




FIGURE 5: Address Mark Detection and NRZ Output Waveform




FIGURE 6: Hard Sector Mode Timing Diagram

SSI 32D5382

Data Synchronizer/ 2, 7 RLL ENDEC




FIGURE 7: Hard Sector Mode Decode Timing




FIGURE 8: Write Address Mark Generation

SSI 32D5382

Data Synchronizer/ 2, 7 RLL ENDEC

ABSOLUTE MAXIMUM RATINGS

PARAMETER	RATINGS	UNIT
Storage Temperature	-65 to +150	°C
Ambient Operating Temperature, TA	0 to +70	°C
Junction Operating Temperature	0 to +130	°C
Supply Voltage, VCC	-0.5 to 7	Vdc
Voltage Applied to Logic inputs	-0.5 to VCC +0.5	Vdc
Maximum Power Dissipation	TBD	mW

DC ELECTRICAL CHARACTERISTICS - unless otherwise specified, $4.75V < VCC < 5.25V$, $TA = 0^{\circ}C$ to $70^{\circ}C$, $10\text{ MHz} < 1/TORC < 20\text{ MHz}$, $20\text{ MHz} < 1/TVCO < 40\text{ MHz}$

PARAMETER	CONDITIONS	MIN	MAX	UNIT
VIH, High Level Input Voltage		2.0		V
VIL, Low Level Input Voltage			0.8	V
I _{IH} , High Level Input Current	VIH = 2.7V		20	μA
I _{IL} , Low Level Input Current	VIL = 0.4V		-0.36	mA
VOH, High Level Output Voltage	IOH = -400μA	2.4		V
VOL, Low Level Output Voltage	IOL = 4mA		0.5	V
ICC, Power Supply Current	All outputs open		TBD	mA

DYNAMIC CHARACTERISTICS AND TIMING

READ MODE (See Figure 9)

TRD, Read Data Pulse Width		20	TORC-40	ns
TFRD, Read Data Fall Time	2.0V to 0.8V, CL ≤ 15 pF		15	ns
TRRC, Read Clock Rise Time	0.8V to 2.0V, CL ≤ 15pF		8	ns
TFRC, Read Clock Fall Time	2.0V to 0.8V, CL ≤ 15pF		5	ns
TPNRZ, NRZ (out) Propagation Delay		-15	15	ns
TPAMD, \overline{AMD} Propagation Delay		-15	15	ns
1/4 Cell + Retriggerable One-Shot Detect Stability		-4	+4	%
1/4 Cell + Retriggerable One-Shot Delay (see note)	TD=TBD(RR+0.5)+TBD(Cd+Cs) Cs=Stray capacitance, RR = KΩ Rd = KΩ, Cd = TBDpF	0.89TD	1.11TD	ns

Note: Excludes External Capacitor and Resistor Tolerances

SSI 32D5382

Data Synchronizer/ 2, 7 RLL ENDEC

WRITE MODE (See figure 10)

PARAMETER	CONDITIONS	MIN	MAX	UNIT
TWD Write Data Pulse Width	$CL \leq 15pF$	$(TORO/2) - 12$	$(TORO/2) + 12$	ns
TFWD Write Data Fall Time	2.0V to 0.8V, $CL \leq 15pF$		8	ns
TOWC Write Data Clock Repetition Period		TORO - 12	TORO + 12	ns
TRWC Write Data Clock Rise Time	0.8V to 2.0V		10	ns
TFWC Write Data Clock Fall Time	2.0V to 0.8V		8	ns
TSNRZ NRZ (in) Set Up Time		20		ns
THNRZ NRZ (in) Hold Time		7		ns

DATA SYNCHRONIZATION

PARAMETER	CONDITIONS	MIN	MAX	UNIT
TVCO VCO Center Frequency Period	VCO IN = 2.7V TO = TBD E-11 (RR + TBD) VCC = 5.0V	0.8TO	1.2TO	sec
VCO Frequency Dynamic Range	$1.0V \leq VCO\ IN \leq VCC - 0.6V$ VCC = 5.0V	± 24	± 40	%
KVCO VCO Control Gain	$\omega_0 = 2\pi / TO$ $1.0V \leq VCO\ IN \leq VCC - 0.6V$	$0.14\omega_0$	$0.20\omega_0$	$\frac{rad}{sec-V}$
KD Phase Detector Gain	$KD = TBD / (RR + 500)$ VCC = 5.0V	0.83KD	1.17 KD	A/rad
KVCO x KD Product Accuracy		-28	+28	%
Decode Window Centering Accuracy			$\pm (0.01\ TORC + 2)$	ns
Decode Window		$(TORC/2) - 2$		ns
TS1 Decode Window Time Shift Magnitude	TS1 = 0.015 TORC	0.85 TS1	1.15 TS1	sec
TS2 Decode Window Time Shift Magnitude	TS2 = 0.06 TORC	0.90 TS2	1.1 TS2	sec

SSI 32D5382

Data Synchronizer/ 2, 7 RLL ENDEC

DATA SYNCHRONIZATION (Continued)

PARAMETER	CONDITIONS	MIN	MAX	UNIT
TS3 Decode Window Time Shift Magnitude	TS3 = 0.075 TORC	0.90 TS3	1.1TS3	sec
TSA Decode Window Time Shift Magnitude	$TSA = 0.125 \text{ TORC} \left(1 - \frac{680 + R}{1180 + R}\right)$ with: R in ohms	0.65 TSA	1.35TSA	sec

CONTROL CHARACTERISTICS (See figure 11)

PARAMETER	CONDITIONS	MIN	MAX	UNIT
TSWS, $\overline{WS0}$, $\overline{WS1}$, WSD Set Up Time		50		ns
THWS, $\overline{WS0}$, $\overline{WS1}$, WSD Hold Time		0		ns
RG, WG, SOFT/HARD Time Delay			100	ns




FIGURE 9: Read Timing

SSI 32D5382

Data Synchronizer/ 2, 7 RLL ENDEC




FIGURE 10: Write Timing




FIGURE 11: Control Timing

SSI 32D5382

Data Synchronizer/ 2, 7 RLL ENDEC





FIGURE 12: SSI 32D5382 Typical Application

SSI 32D5382


Data Synchronizer/ 2, 7 RLL ENDEC

PACKAGE PIN DESIGNATIONS

(Top View)



28-pin DIP



28-pin PLCC

ORDERING INFORMATION

PART DESCRIPTION	ORDER NO.	PKG. MARK
SSI 32D5382 28-pin PLCC	SSI 32D5382-CH	32D5382-CH
SSI 32D5382 28-pin Plastic DIP	SSI 32D5382-CP	32D5382-CP

No responsibility is assumed by Silicon Systems for use of this product nor for any infringements of patents and trademarks or other rights of third parties resulting from its use. No license is granted under any patents, patent rights or trademarks of Silicon Systems. Silicon Systems reserves the right to make changes in specifications at any time without notice.

silicon systems®

Silicon Systems, Inc., 14351 Myford Road, Tustin, CA 92680, (714) 731-7110, FAX (714) 731-5457