



## 29F68 Dynamic RAM Controller

### General Description

The 29F68 is a high-performance memory controller, replacing many SSI and MSI devices by grouping several unique functions. It provides two 9-bit address latches and two 9-bit counters for row and column address generation during refresh. A 2-bit bank select latch for row and column address generation during refresh, and a 2-bit bank select latch for the two high order address bits are provided to select one of the four RAS and CAS outputs.


The 29F68 is functionally equivalent to AMD's Am2968 and Motorola's MC74F2968.

### Features

- High-performance memory controller
- Replaces many SSI and MSI devices by grouping several unique functions
- Functionally equivalent to AMD's Am2968 and Motorola's MC74F2968
- Provides control for 16K, 64K, or 256K dynamic RAM systems
- Outputs directly drive up to 88 DRAMs
- Highest order two address bits select one of four banks of RAMs
- Chip Select for easy expansion
- Provides memory refresh with error correction mode


**Ordering Code:** See Section 5

### Logic Symbol



TL/F/9608-1

### Connection Diagram



TL/F/9608-2

## Pin Description

Name	I/O	Description
AR <sub>0</sub> –AR <sub>8</sub> AC <sub>0</sub> –AC <sub>8</sub>	I	<b>Address Inputs.</b> AR <sub>0</sub> –AR <sub>8</sub> are latched in as the 9-bit Row Address for the RAM. These inputs drive Q <sub>0</sub> –Q <sub>8</sub> when the 29F68 is in the Read/Write mode and MSEL is LOW. AC <sub>0</sub> –AC <sub>8</sub> are latched in as the Column Address, and will drive Q <sub>0</sub> –Q <sub>8</sub> when MSEL is HIGH and the 29F68 is in the Read/Write mode. The addresses are latched with the Latch Enable (LE) signal.
SEL <sub>0</sub> –SEL <sub>1</sub>	I	<b>Bank Select.</b> These two inputs are normally the two higher order address bits, and are used in the Read/Write mode to select which bank of memory will be receiving the RAS <sub>n</sub> and CAS <sub>n</sub> signals after RAS <sub>i</sub> and CAS <sub>i</sub> go HIGH.
LE	I	<b>Latch Enable.</b> This active-HIGH input causes the Row, Column and Bank Select latches to become transparent, allowing the latches to accept new input data. A LOW input on LE latches the input data, assuming it meets the setup and hold time requirements.
MSEL	I	<b>Multiplexer Select.</b> This input determines whether the Row or Column Address will be sent to the memory address inputs. When MSEL is HIGH the Column Address is selected, while the Row Address is selected when MSEL is LOW. The address may come from either the address latch or refresh address counter depending on MC <sub>0</sub> , MC <sub>1</sub> .
$\overline{\text{CS}}$	I	<b>Chip Select.</b> This active-LOW input is used to enable the 29F68. When $\overline{\text{CS}}$ is active, the 29F68 operates normally in all four modes. When $\overline{\text{CS}}$ goes HIGH, the device will not enter the Read/Write mode. This allows other devices to access the same memory that the 29F68 is controlling (e.g., DMA controller).
$\overline{\text{OE}}$	I	<b>Output Enable.</b> This active-LOW input enables/disables the output signals. When $\overline{\text{OE}}$ is HIGH, the outputs of the 29F68 enter the high impedance state. The $\overline{\text{OE}}$ signal allows more than one 29F68 to control the same memory, thus providing an easy method to expand the memory size.
MC <sub>0</sub> , MC <sub>1</sub>	I	<b>Mode Control.</b> These inputs are used to specify which of the four operating modes the 29F68 should be using. The description of the four operating modes is given in the Mode Control Function Table.
Q <sub>0</sub> –Q <sub>8</sub>	O	<b>Address Outputs.</b> These address outputs will feed the DRAM address inputs and provide drive for memory systems up to 500 pF in capacitance.
RAS <sub>i</sub>	I	<b>Row Address Strobe Input.</b> During normal memory cycles, the decoded RAS <sub>n</sub> output (RAS <sub>0</sub> , RAS <sub>1</sub> , RAS <sub>2</sub> or RAS <sub>3</sub> ) is forced LOW after receipt of RAS <sub>i</sub> . In either refresh mode, all four RAS <sub>n</sub> outputs will go LOW following RAS <sub>i</sub> going HIGH.
$\overline{\text{RAS}}_0$ – $\overline{\text{RAS}}_3$	O	<b>Row Address Strobe.</b> Each one of the Row Address Strobe outputs provides a $\overline{\text{RAS}}_n$ signal to one of the four banks of dynamic memory. Each will go LOW only when selected by SEL <sub>0</sub> and SEL <sub>1</sub> and only after RAS <sub>i</sub> goes HIGH. All four go LOW in response to RAS <sub>i</sub> in either of the Refresh modes.
CAS <sub>i</sub>	I	<b>Column Address Strobe Input.</b> This input going active will cause the selected CAS <sub>n</sub> output to be forced LOW.
$\overline{\text{CAS}}_0$ – $\overline{\text{CAS}}_3$	O	<b>Column Address Strobe.</b> During normal Read/Write cycles the two select bits (SEL <sub>0</sub> , SEL <sub>1</sub> ) determine which CAS <sub>n</sub> output will go active following CAS <sub>i</sub> going HIGH. When memory error correction is performed, only the $\overline{\text{CAS}}_n$ signal selected by CNTR <sub>0</sub> and CNTR <sub>1</sub> will be active. For non-error correction cycles, all four $\overline{\text{CAS}}_n$ outputs remain HIGH.

## Functional Description

The 29F68 is designed to be used with 16k, 64k, or 256k dynamic RAMs and is functionally equivalent to AMD's AM2968. The 29F68 provides row/column address multiplexing, refresh address generation and bank selection for up to four banks of RAMs.

Twenty (20) address bits ( $AR_0$ – $AR_8$ ,  $AC_0$ – $AC_8$ , and bank select addresses  $SEL_0$  and  $SEL_1$ ) are presented to the controller. These addresses are latched by a 20-bit latch. A 20-bit counter generates the refresh address.

A 9-bit multiplexer selects the output address between the input row address, column address, refresh counter row address, column address, or zero (clear). Four RAS and four CAS outputs select the appropriate bank of RAMs and strobe in the row and column addresses.

It should be noted that the counters are cleared ( $MC_0$ ,  $MC_1 = 1,1$ ) on the next RAS<sub>i</sub> transition, but the Q outputs are asynchronously cleared through the multiplexer.

**Mode Control Function Table**

$MC_1$	$MC_0$	Operating Mode
0	0	<b>Refresh without Error Correction.</b> Refresh cycles are performed with only the Row Counter being used to generate addresses. In this mode, all four $RAS_n$ outputs are active while the four $CAS_n$ signals are kept HIGH.
0	1	<b>Refresh with Error Correction/Initialize</b> —During this mode, refresh cycles are done with both the Row and Column counters generating the addresses. MSEL is used to select between the Row and Column counter. All four $RAS_n$ outputs go active in response to RAS <sub>i</sub> , while only one $CAS_n$ output goes LOW in response to CAS <sub>i</sub> . The Bank Counter keeps track of which $CAS_n$ output will go active. This mode is also used on system power-up so that the memory can be written with a known data pattern.
1	0	<b>Read/Write</b> — This mode is used to perform Read/Write cycles. Both the Row and Column addresses are latched and multiplexed to the address output lines using MSEL; $SEL_0$ and $SEL_1$ are decoded to determine which $RAS_n$ and $CAS_n$ will be active.
1	1	<b>Clear Refresh Counter</b> —This mode will clear the three refresh counters (Row, Column, and Bank) on the HIGH-to-LOW transition of RAS <sub>i</sub> , putting them at the start of the refresh sequence. In this mode, all four $RAS_n$ are driven LOW upon receipt of RAS <sub>i</sub> so that DRAM wake-up cycles may be performed. This mode also asynchronously clears the Q <sub>n</sub> outputs.

**Address Output Function Table**

$\overline{CS}$	$MC_1$	$MC_0$	MSEL	Mode	MUX Output
L	L	L	X	Refresh without Error Correction	Row Counter Address
	L	H	H	Refresh with Error Correction	Column Counter Address
			L		Row Counter Address
	H	L	H	Read/Write	Column Address Latch
			L		Row Address Latch
	H	H	X	Clear Refresh Counter	Zero
H	L	L	X	Refresh without Error Correction	Row Counter Address
	L	H	H	Refresh with Error Correction	Column Counter Address
			L		Row Counter Address
	H	L	X	Read/Write	Zero
	H	H	X	Clear Refresh Counter	Zero

RAS Output Function Table


RAS <sub>I</sub>	CS	MC <sub>1</sub>	MC <sub>0</sub>	SEL <sub>1</sub>	SEL <sub>0</sub>	Mode	RAS <sub>0</sub>	RAS <sub>1</sub>	RAS <sub>2</sub>	RAS <sub>3</sub>
L	X	X	X	X	X	Non-refresh	H	H	H	H
H	L	L	L	X	X	Refresh without Scrubbing	L	L	L	L
		L	H	X	X	Refresh with Scrubbing	L	L	L	L
		H	L	L	L	Read/Write	L	H	H	H
				L	H		H	L	H	H
				H	L		H	H	L	H
				H	H		H	H	H	L
		H	H	X	X	Clear Refresh Counter	L	L	L	L
	H	L	L	X	X	Refresh without Error Correction	L	L	L	L
		L	H			Refresh with Error Correction	L	L	L	L
		H	L			Read/Write	H	H	H	H
		H	H			Clear Refresh Counter	L	L	L	L

CAS Output Function Table

Inputs				Internal Counter		Inputs		Outputs			
CAS <sub>I</sub>	CS	MC <sub>1</sub>	MC <sub>0</sub>	CNTR <sub>1</sub>	CNTR <sub>0</sub>	SEL <sub>1</sub>	SEL <sub>0</sub>	CAS <sub>0</sub>	CAS <sub>1</sub>	CAS <sub>2</sub>	CAS <sub>3</sub>
H	L	L	L	X	X	X	X	H	H	H	H
		L	H	L	L	X	X	L	H	H	H
				L	H			H	L	H	H
				H	L			H	H	L	H
				H	H			H	H	H	L
		H	L	X	X	L	L	L	H	H	H
						L	H	H	L	H	H
						H	L	H	H	L	H
						H	H	H	H	H	L
	H	H	H	X	X	X	X	H	H	H	H
		L	L	X	X	X	X	H	H	H	H
		L	H	L	L	X	X	L	H	H	H
				L	H			H	L	H	H
				H	L			H	H	L	H
				H	H			H	H	H	L
		H	L	X	X	X	X	H	H	H	H
		H	H								
L	X	X	X	X	X	X	X	H	H	H	H


**Unit Loading/Fan Out:** See Section 2 for U.L. definitions

Pin Names	Description	54F/74F	
		U.L. HIGH/LOW	Input $I_H/I_L$ Output $I_{OH}/I_{OL}$
$AC_0-AC_8$	Column Address	1.0/1.0	20 $\mu A$ / -0.6 mA
$AR_0-AR_8$	Row Address	1.0/1.0	20 $\mu A$ / -0.6 mA
$Q_0-Q_8$	Address Outputs	50/33.3	-1 mA/20 mA
$MC_0, MC_1$	Memory Cycle	1.0/1.0	20 $\mu A$ / -0.6 mA
$\overline{CS}$	Chip Select Input	1.0/1.0	20 $\mu A$ / -0.6 mA
MSEL	Multiplexer Select Input	1.0/1.0	20 $\mu A$ / -0.6 mA
LE	Latch Enable Input	1.0/1.0	20 $\mu A$ / -0.6 mA
$SEL_0, SEL_1$	Select Inputs	1.0/1.0	20 $\mu A$ / -0.6 mA
RASI	Row Address Strobe In	1.0/1.0	20 $\mu A$ / -0.6 mA
CASI	Column Address Strobe In	1.0/1.0	20 $\mu A$ / -0.6 mA
$\overline{RAS}_0-\overline{RAS}_3$	Row Address Strobe Outputs	50/33.3	-1 mA/20 mA
$\overline{CAS}_0-\overline{CAS}_3$	Column Address Strobe Outputs	50/33.3	-1 mA/20 mA
$\overline{OE}$	Output Enable	1.0/1.0	20 $\mu A$ / -0.6 mA

**Block Diagram**



TL/F/9606-3

## Timing Waveforms



TL/F/9608-4

FIGURE 1. Dynamic Memory Controller Timing



TL/F/9608-5


**Note A:** Guaranteed maximum difference between fastest RASi to  $\overline{RASn}$  delay and the slowest  $A_n$  to  $Q_n$  delay on any single device.

**Note B:** Guaranteed maximum difference between fastest MSEL to  $Q_n$  delay and the slowest RASi to  $\overline{RASn}$  delay on any single device.

**Note C:** Guaranteed maximum difference between fastest CASi to  $\overline{CASn}$  delay and the slowest MSEL to  $Q_n$  delay on any single device.

FIGURE 2. Specifications Applicable to Memory Cycle Timing ( $MC_n = 1,0$ )


## Timing Waveforms (Continued)



TL/F/9608-6

FIGURE 3. Desired System Timing

## Refresh Cycle Timing



TL/F/9608-7

FIGURE 4. Specifications Applicable to Refresh Cycle Timing ( $MC_n = 00,01$ )

**Note B:** Guaranteed maximum difference between fastest MSEL to  $Q_n$  delay and the slowest RASi to  $\overline{RAS}_n$  delay on any single device.

**Note C:** Guaranteed maximum difference between fastest CASi to  $\overline{CAS}_n$  delay and the slowest MSEL to  $Q_n$  delay on any single device.

**Note D:** Guaranteed maximum difference between fastest RASi to  $\overline{RAS}_n$  delay and the slowest  $MC_n$  to  $Q_n$  delay on any single device.

# Refresh Cycle Timing (Continued)




FIGURE 5. Desired Timing—Refresh with Error Correction

TL/F/9608-8




FIGURE 6. Desired Timing—Refresh without Error Correction

TL/F/9608-9



**Absolute Maximum Ratings** (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Storage Temperature	−65°C to +150°C
Ambient Temperature under Bias	−55°C to +125°C
Junction Temperature under Bias	−55°C to +175°C
V <sub>CC</sub> Pin Potential to Ground Pin	−0.5V to +7.0V
Input Voltage (Note 2)	−0.5V to +7.0V
Input Current (Note 2)	−30 mA to +5.0 mA
Voltage Applied to Output in HIGH State (with V <sub>CC</sub> = 0V)	
Standard Output	−0.5V to V <sub>CC</sub>
TRI-STATE® Output	−0.5V to +5.5V

Current Applied to Output in LOW State (Max) twice the rated I<sub>OL</sub> (mA)

**Note 1:** Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

**Note 2:** Either voltage limit or current limit is sufficient to protect inputs.

**Recommended Operating Conditions**

Free Air Ambient Temperature	
Military	−55°C to +125°C
Commercial	0°C to +70°C
Supply Voltage	
Military	+4.5V to +5.5V
Commercial	+4.5V to +5.5V

**DC Electrical Characteristics**

Symbol	Parameter	54F/74F			Units	V <sub>CC</sub>	Conditions
		Min	Typ	Max			
V <sub>IH</sub>	Input HIGH Voltage	2.0			V		Recognized as a HIGH Signal
V <sub>IL</sub>	Input LOW Voltage			0.8	V		Recognized as a LOW Signal
V <sub>CD</sub>	Input Clamp Diode Voltage			−1.2	V	Min	I <sub>IN</sub> = −18 mA
V <sub>OH</sub>	Output HIGH Voltage	54F 10% V <sub>CC</sub>	2.5		V	Min	I <sub>OH</sub> = −1 mA
		54F 10% V <sub>CC</sub>	2.4				I <sub>OH</sub> = −3 mA
		74F 10% V <sub>CC</sub>	2.5				I <sub>OH</sub> = −1 mA
		74F 10% V <sub>CC</sub>	2.4				I <sub>OH</sub> = −3 mA
		74F 5% V <sub>CC</sub>	2.7				I <sub>OH</sub> = −1 mA
		74F 5% V <sub>CC</sub>	2.7				I <sub>OH</sub> = −3 mA
V <sub>OL</sub>	Output LOW Voltage	54F 10% V <sub>CC</sub>		0.5	V	Min	I <sub>OL</sub> = 1.0 mA
		54F 10% V <sub>CC</sub>		0.8			I <sub>OL</sub> = 12.0 mA
		74F 10% V <sub>CC</sub>		0.5			I <sub>OL</sub> = 1.0 mA
		74F 10% V <sub>CC</sub>		0.8			I <sub>OL</sub> = 12.0 mA
I <sub>IH</sub>	Input HIGH Current			20	μA	Max	V <sub>IN</sub> = 2.7V
I <sub>BVI</sub>	Input HIGH Current Breakdown Test			100	μA	Max	V <sub>IN</sub> = 7.0V
I <sub>IL</sub>	Input LOW Current			−0.6	mA	Max	V <sub>IN</sub> = 0.5V
I <sub>OZH</sub>	Output Leakage Current			50	μA	Max	V <sub>OUT</sub> = 2.7V
I <sub>OZL</sub>	Output Leakage Current			−50	μA	Max	V <sub>OUT</sub> = 0.5V
I <sub>OS</sub>	Output Short-Circuit Current	−60		−150	mA	Max	V <sub>OUT</sub> = 0V
I <sub>CEX</sub>	Output HIGH Leakage Current			250	μA	Max	V <sub>OUT</sub> = V <sub>CC</sub>
I <sub>ZZ</sub>	Bus Drainage Test			500	μA	0.0V	V <sub>OUT</sub> = 5.25V
I <sub>COH</sub>	Power Supply Current			300	mA	Max	V <sub>O</sub> = HIGH
I <sub>CCL</sub>	Power Supply Current			300	mA	Max	V <sub>O</sub> = LOW
I <sub>CCZ</sub>	Power Supply Current			300	mA	Max	V <sub>O</sub> = HIGH Z

**AC Electrical Characteristics:** See Section 2 for Waveforms and Load Configurations

Symbol	Parameter	29F		Military 29F		Commercial 29F				Units	Fig. No.
		$T_A = +25^{\circ}\text{C}$ $V_{CC} = +5.0\text{V}$ $C_L = 50\text{ pF}$		$T_A, V_{CC} = \text{Mil}$ $C_L = 50\text{ pF}$		$T_A, V_{CC} = \text{Com}$ $C_L = 50\text{ pF}$		$T_A, V_{CC} = \text{Com}$ $C_L = 500\text{ pF}$			
		Min	Max	Min	Max	Min	Max	Min	Typ		
$t_{PLH}$ $t_{PHL}$	Propagation Delay AR to $Q_n$	3.0 3.0	11.0 11.0			2.5 2.5	12.0 12.0		19.0 22.0	ns	2-3
$t_{PLH}$ $t_{PHL}$	Propagation Delay AC to $Q_n$	3.0 3.0	11.0 11.0			2.5 2.5	12.0 12.0		19.0 22.0	ns	2-3
$t_{PLH}$ $t_{PHL}$	Propagation Delay RAS <sub>i</sub> to RAS <sub>i</sub>	3.5 3.5	12.0 12.0			3.0 3.0	13.0 13.0		23.0 20.0	ns	2-3
$t_{PLH}$ $t_{PHL}$	Propagation Delay CAS <sub>i</sub> to CAS <sub>i</sub>	1.0 1.0	8.0 8.0			1.0 1.0	8.5 8.5		19.0 17.0	ns	2-3
$t_{PLH}$ $t_{PHL}$	Propagation Delay MSEL to $Q_n$	3.0 3.0	13.0 13.0			2.5 2.5	14.0 14.0		24.0 21.0	ns	2-3
$t_{PLH}$ $t_{PHL}$	Propagation Delay MC <sub>n</sub> to $Q_n$	4.0 4.0	15.0 15.0			3.5 3.5	16.0 16.0		25.0 22.0	ns	2-3
$t_{PLH}$ $t_{PHL}$	Propagation Delay MC <sub>n</sub> to RAS <sub>n</sub>	3.5 3.5	17.5 17.5			3.0 3.0	18.5 18.5		24.0 22.0	ns	2-3
$t_{PLH}$ $t_{PHL}$	Propagation Delay MC <sub>n</sub> to CAS <sub>n</sub>	4.0 4.0	12.5 12.5			3.5 3.5	13.5 13.5		23.0 21.0	ns	2-3
$t_{PLH}$ $t_{PHL}$	Propagation Delay LE to RAS <sub>n</sub>	4.0 4.0	15.0 15.0			3.5 3.5	16.0 16.0		25.0 24.0	ns	2-3
$t_{PLH}$ $t_{PHL}$	Propagation Delay LE to CAS <sub>n</sub>	5.0 5.0	13.5 13.5			4.5 4.5	14.5 14.5		24.0 24.0	ns	2-3
$t_{PLH}$ $t_{PHL}$	Propagation Delay LE to $Q_n$	3.5 3.5	12.0 12.0			3.0 3.0	13.0 13.0		23.0 22.0	ns	2-3

**AC Electrical Characteristics:** See Section 2 for Waveforms and Load Configurations

Symbol	Parameter	29F		Military 29F		Commercial 29F		Units	Fig. No.
		$T_A = +25^{\circ}\text{C}$ $V_{CC} = +5.0\text{V}$ $C_L = 50\text{ pF}$		$T_A, V_{CC} = \text{Mil}$ $C_L = 50\text{ pF}$		$T_A, V_{CC} = \text{Com}$ $C_L = 50\text{ pF}$			
		Min	Max	Min	Max	Min	Max		
t <sub>PZH</sub> t <sub>PZL</sub>	Output Disable Time OE to Q <sub>n</sub>	1.0 1.0	9.5 9.5			1.0 1.0	10.0 10.0	ns	2-5
t <sub>PZH</sub> t <sub>PZL</sub>	Output Disable Time OE to Q <sub>n</sub>	1.0 1.0	9.5 9.5			1.0 1.0	10.0 10.0	ns	2-5
t <sub>PHZ</sub> t <sub>PLZ</sub>	Output Disable Time OE to RAS <sub>n</sub>	1.0 1.0	9.5 9.5			1.0 1.0	10.0 10.0	ns	2-5
t <sub>PZH</sub> t <sub>PZL</sub>	Output Disable Time OE to RAS <sub>n</sub>	1.0 1.0	9.5 9.5			1.0 1.0	10.0 10.0	ns	2-5
t <sub>PHZ</sub> t <sub>PLZ</sub>	Output Disable Time OE to CAS <sub>n</sub>	1.0 1.0	9.5 9.5			1.0 1.0	10.0 10.0	ns	2-5
t <sub>PZH</sub> t <sub>PZL</sub>	Output Enable Time OE to CAS <sub>n</sub>	1.0 1.0	9.5 9.5			1.0 1.0	10.0 10.0	ns	2-5
t <sub>w</sub> (H) t <sub>w</sub> (L)	Pulse Width, HIGH or LOW CAS <sub>n</sub> , RAS <sub>n</sub>	15.0 15.0				15.0 15.0		ns	2-4
t <sub>skew</sub>	Q <sub>n</sub> to CAS <sub>n</sub> , RAS <sub>n</sub>	10.0				10.0		ns	

**AC Operating Requirements:** See Section 2 for Waveforms

Symbol	Parameter	29F		Military 29F		Commercial 29F		Units	Fig. No.
		$T_A = +25^{\circ}\text{C}$ $V_{CC} = +5.0\text{V}$		$T_A, V_{CC} = \text{Mil}$		$T_A, V_{CC} = \text{Com}$			
		Min	Max	Min	Max	Min	Max		
$t_s(\text{H})$ $t_s(\text{L})$	Setup Time, HIGH or LOW $A_n$ to LE	5.0 5.0				5.0 5.0		ns	2-6
$t_h(\text{H})$ $t_h(\text{L})$	Hold Time, HIGH or LOW $A_n$ to LE	5.0 5.0				5.0 5.0		ns	2-6
$t_s(\text{H})$ $t_s(\text{L})$	Setup Time, HIGH or LOW SEL to LE	5.0 5.0				5.0 5.0		ns	2-6
$t_h(\text{H})$ $t_h(\text{L})$	Hold Time, HIGH or LOW SEL to LE	5.0 5.0				5.0 5.0		ns	2-6