

1M x 16 (16-MBIT) DYNAMIC RAM WITH EDO PAGE MODE

PRELIMINARY AUGUST 1998

FEATURES

- · Extended Data-Out (EDO) Page Mode access cycle
- TTL compatible inputs and outputs; tristate I/O
- · Refresh Interval: 1,024 cycles/16 ms
- Refresh Mode: RAS-Only, CAS-before-RAS (CBR), and Hidden
- JEDEC standard pinout
- · Single power supply:

5V ± 10% (IS41C16100) 3.3V ± 10% (IS41LV16100)

Byte Write and Byte Read operation via two CAS

DESCRIPTION

The *ISSI* IS41C16100 and IS41LV16100 are 1,048,576 x 16-bit high-performance CMOS Dynamic Random Access Memories. These devices offer an accelerated cycle access called EDO Page Mode. EDO Page Mode allows 1,024 random accesses within a single row with access cycle time as short as 20 ns per 16-bit word. The Byte Write control, of upper and lower byte, makes the IS41C16100 ideal for use in 16-, 32-bit wide data bus systems.

These features make the IS41C16100 and IS41LV16100 ideally suited for high bandwidth graphics, digital signal processing, high-performance computing systems, and peripheral applications.


The IS41C16100 and IS41LV16100 are packaged in a 42-pin 400-mil SOJ and 400-mil 50-(44-)pin TSOP (Type II).

KEY TIMING PARAMETERS


Parameter	-50	-60	Unit	
Max. RAS Access Time (trac)	50	60	ns	
Max. CAS Access Time (tcac)	13	15	ns	
Max. Column Address Access Time (taa)	25	30	ns	
Min. EDO Page Mode Cycle Time (tpc)	20	25	ns	
Min. Read/Write Cycle Time (tRc)	84	104	ns	

PIN CONFIGURATIONS

50(44)-Pin TSOP (Type II)



42-Pin SOJ




PIN DESCRIPTIONS

A0-A9	Address Inputs
I/O0-15	Data Inputs/Outputs
WE	Write Enable
ŌĒ	Output Enable
RAS	Row Address Strobe
UCAS	Upper Column Address Strobe
LCAS	Lower Column Address Strobe
Vcc	Power
GND	Ground
NC	No Connection

This document contains PRELIMINARY INFORMATION data. ISSI reserves the right to make changes to its products at any time without notice in order to improve design and supply the best possible product. We assume no responsibility for any errors which may appear in this publication. © Copyright 1998, Integrated Silicon Solution, Inc.

FUNCTIONAL BLOCK DIAGRAM





TRUTH TABLE

Function		RAS	LCAS	<u>UCAS</u>	WE	ŌĒ	Address tr/tc	I/O
Standby		Н	Н	Н	Χ	Х	Х	High-Z
Read: Word		L	L	L	Н	L	ROW/COL	D ouт
Read: Lower Byte		L	L	Н	Н	L	ROW/COL	Lower Byte, Do∪⊤
								Upper Byte, High-Z
Read: Upper Byte		L	Н	L	Н	L	ROW/COL	Lower Byte, High-Z
								Upper Byte , D ouт
Write: Word (Early Write)		L	L	L	L	Х	ROW/COL	Din
Write: Lower Byte (Early V	Vrite)	L	L	Н	L	Χ	ROW/COL	Lower Byte, DIN
								Upper Byte, High-Z
Write: Upper Byte (Early V	Vrite)	L	Н	L	L	Х	ROW/COL	Lower Byte, High-Z
								Upper Byte, DiN
Read-Write ^(1,2)		L	L	L	H→L	L→H	ROW/COL	Dout, DIN
EDO Page-Mode Read(2)	1st Cycle:	L	$H{ ightarrow} L$	$H{ ightarrow} L$	Н	L	ROW/COL	D out
	2nd Cycle:	L	$H{ ightarrow} L$	$H{ ightarrow} L$	Н	L	NA/COL	D out
	Any Cycle:	L	L→H	L→H	Н	L	NA/NA	Dout
EDO Page-Mode Write(1)	1st Cycle:	L	H→L	H→L	L	Х	ROW/COL	DIN
	2nd Cycle:	L	H→L	H→L	L	X	NA/COL	Din
EDO Page-Mode(1,2)	1st Cycle:	L	H→L	$H{ ightarrow} L$	$H{ ightarrow} L$	L→H	ROW/COL	DOUT, DIN
Read-Write	2nd Cycle:	L	H→L	H→L	H→L	L→H	NA/COL	Dout, Din
Hidden Refresh	Read ⁽²⁾ l		L	L	Н	L	ROW/COL	Dout
	Write(1,3) L	_→H→L	L	L	L	X	ROW/COL	D ouт
RAS-Only Refresh		L	Н	Н	Х	Х	ROW/NA	High-Z
CBR Refresh ⁽⁴⁾		H→L	L	L	Χ	Χ	Χ	High-Z

- These WRITE cycles may also be BYTE WRITE cycles (either LCAS or UCAS active).
 These READ cycles may also be BYTE READ cycles (either LCAS or UCAS active).
 EARLY WRITE only.

- 4. At least one of the two CAS signals must be active (LCAS or UCAS).

Functional Description

The IS41C16100 is a CMOS DRAM optimized for highspeed bandwidth, low power applications. During READ or WRITE cycles, each bit is uniquely addressed through the 18 address bits. These are entered ten bits (A0-A9) at a time. The row address is latched by the Row Address Strobe (RAS). The column address is latched by the Column Address Strobe (CAS). RAS is used to latch the first nine bits and CAS is used the latter nine bits.

The IS41C16100 has two CAS controls, LCAS and UCAS. The LCAS and UCAS inputs internally generates a CAS signal functioning in an identical manner to the single CAS input on the other 1M x 16 DRAMs. The key difference is that each CAS controls its corresponding I/O tristate logic (in conjunction with OE and WE and RAS). LCAS controls I/O0 through I/O7 and \overline{UCAS} controls I/O8through I/O15.

The IS41C16100 CAS function is determined by the first CAS (LCAS or UCAS) transitioning LOW and the last transitioning back HIGH. The two CAS controls give the IS41C16100 both BYTE READ and BYTE WRITE cycle capabilities.

Memory Cycle

A memory cycle is initiated by bring RAS LOW and it is terminated by returning both RAS and CAS HIGH. To ensures proper device operation and data integrity any memory cycle, once initiated, must not be ended or aborted before the minimum tras time has expired. A new cycle must not be initiated until the minimum precharge time trp, top has elapsed.

Read Cycle

A read cycle is initiated by the falling edge of \overline{CAS} or \overline{OE} , whichever occurs last, while holding WE HIGH. The column address must be held for a minimum time specified by tar. Data Out becomes valid only when trac, taa. tCAC and tOEA are all satisfied. As a result, the access time is dependent on the timing relationships between these parameters.

Write Cycle

A write cycle is initiated by the falling edge of \overline{CAS} and \overline{WE} , whichever occurs last. The input data must be valid at or before the falling edge of $\overline{\text{CAS}}$ or $\overline{\text{WE}}$, whichever occurs last.

Refresh Cycle

To retain data, 1,024 refresh cycles are required in each 16 ms period. There are two ways to refresh the memory.

- 1. By clocking each of the 1,024 row addresses (A0 through A9) with RAS at least once every 16 ms. Any read, write, read-modify-write or RAS-only cycle refreshes the addressed row.
- 2. Using a CAS-before-RAS refresh cycle. CAS-before-RAS refresh is activated by the falling edge of RAS, while holding CAS LOW. In CAS-before-RAS refresh cycle, an internal 9-bit counter provides the row addresses and the external address inputs are ignored.

CAS-before-RAS is a refresh-only mode and no data access or device selection is allowed. Thus, the output remains in the High-Z state during the cycle.

Extended Data Out Page Mode

EDO page mode operation permits all 1,024 columns within a selected row to be randomly accessed at a high data rate.

In EDO page mode read cycle, the data-out is held to the next CAS cycle's falling edge, instead of the rising edge. For this reason, the valid data output time in EDO page mode is extended compared with the fast page mode. In the fast page mode, the valid data output time becomes shorter as the CAS cycle time becomes shorter. Therefore, in EDO page mode, the timing margin in read cycle is larger than that of the fast page mode even if the \overline{CAS} cycle time becomes shorter.

In EDO page mode, due to the extended data function, the CAS cycle time can be shorter than in the fast page mode if the timing margin is the same.

The EDO page mode allows both read and write operations during one RAS cycle, but the performance is equivalent to that of the fast page mode in that case.

Power-On

After application of the Vcc supply, an initial pause of 200 µs is required followed by a minimum of eight initialization cycles (any combination of cycles containing a RAS signal).

During power-on, it is recommended that RAS track with Vcc or be held at a valid ViH to avoid current surges.



ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Parameters		Rating	Unit
	Voltage on Any Pin Relative to GND	5V	-1.0 to +7.0	V
		3.3V	-0.5 to $+4.6$	
Vcc	Supply Voltage	5V	-1.0 to +7.0	٧
		3.3V	-0.5 to $+4.6$	
Іоит	Output Current		50	mA
Po	Power Dissipation		1	W
TA	Commercial Operation Temperature		0 to +70	°C
	Industrial Operation Temperature		-40 to +85	°C
Tstg	Storage Temperature		-55 to +125	°C

Note:

RECOMMENDED OPERATING CONDITIONS (Voltages are referenced to GND.)

Symbol	Parameter		Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	5V	4.5	5.0	5.5	V
		3.3V	3.0	3.3	3.6	
VIH	Input High Voltage	5V	2.4	_	Vcc + 1.0	V
		3.3V	2.0		Vcc + 0.3	
VIL	Input Low Voltage	5V	-1.0	_	8.0	
		3.3V	-0.3	_	8.0	
Ta	Commercial Ambient Temperature		0	_	70	°C
	Industrial Ambient Temperature		-40	_	85	°C

CAPACITANCE(1,2)

Symbol	Parameter	Max.	Unit
CIN1	Input Capacitance: A0-A9	5	pF
CIN2	Input Capacitance: RAS, UCAS, LCAS, WE, OE	7	pF
Сю	Data Input/Output Capacitance: I/O0-I/O15	7	pF

- 1. Tested initially and after any design or process changes that may affect these parameters.
- 2. Test conditions: $T_A = 25^{\circ}C$, f = 1 MHz, $V_{CC} = 5.0V \pm 10\%$.

Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS(1)

(Recommended Operating Conditions unless otherwise noted.)

Symbol	Parameter	Test Condition	Speed	Min.	Max.	Unit
lıL	Input Leakage Current	Any input $0V \le VIN \le 5.5V$ Other inputs not under test = $0V$		- 5	5	μΑ
lio	Output Leakage Current	Output is disabled (Hi-Z) 0V ≤ Vouт ≤ 5.5V		– 5	5	μА
Vон	Output High Voltage Level	loн = -5.0 mA (5V) loн = -2.0 mA (3.3V)		2.4	_	V
Vol	Output Low Voltage Level	IoL = 4.2 mA (5V) IoL = 2.0 mA (3.3V)			0.4	V
lcc1	Standby Current: TTL	RAS, LCAS, UCAS ≥ VIH	5V 3.3V	_	2 0.5	mA
lcc2	Standby Current: CMOS	RAS, LCAS, UCAS ≥ Vcc – 0.2V	5V 3.3V	_	1 0.5	mA
lcc3	Operating Current: Random Read/Write ^(2,3,4) Average Power Supply Current	RAS, LCAS, UCAS, Address Cycling, trc = trc (min.)	-50 -60	_	120 110	mA
lcc4	Operating Current: EDO Page Mode ^(2,3,4) Average Power Supply Current	RAS = VIL, LCAS, UCAS, Cycling tpc = tpc (min.)	-50 -60	_	90 80	mA
lcc5	Refresh Current: RAS-Only ^(2,3) Average Power Supply Current	RAS Cycling, LCAS, UCAS ≥ VIH trc = trc (min.)	-50 -60	_	120 110	mA
lcc6	Refresh Current: CBR ^(2,3,5) Average Power Supply Current	RAS, LCAS, UCAS Cycling tac = tac (min.)	-50 -60	_	120 110	mA

^{1.} An initial pause of 200 μs is required after power-up followed by eight RAS refresh cycles (RAS-Only or CBR) before proper device operation is assured. The eight RAS cycles wake-up should be repeated any time the tree refresh requirement is exceeded.

^{2.} Dependent on cycle rates.

^{3.} Specified values are obtained with minimum cycle time and the output open.

^{4.} Column-address is changed once each EDO page cycle.

^{5.} Enables on-chip refresh and address counters.



AC CHARACTERISTICS(1,2,3,4,5,6)

(Recommended Operating Conditions unless otherwise noted.)

		-4	50	-6	50	
Symbol	Parameter	Min.	Max.	Min.	Max.	Units
trc	Random READ or WRITE Cycle Time	84	_	104	_	ns
trac	Access Time from RAS(6, 7)	_	50	_	60	ns
tcac	Access Time from CAS(6, 8, 15)	_	13	_	15	ns
taa	Access Time from Column-Address ⁽⁶⁾	_	25	_	30	ns
tras	RAS Pulse Width	50	10K	60	10K	ns
t RP	RAS Precharge Time	30		40		ns
tcas	CAS Pulse Width ⁽²⁶⁾	8	10K	10	10K	ns
t CP	CAS Precharge Time(9, 25)	10	_	10		ns
tсsн	CAS Hold Time (21)	38	_	40	_	ns
t rcd	RAS to CAS Delay Time(10, 20)	12	37	14	45	ns
tasr	Row-Address Setup Time	0		0	_	ns
trah	Row-Address Hold Time	8		10	_	ns
tasc	Column-Address Setup Time(20)	0		0	_	ns
t CAH	Column-Address Hold Time(20)	8		10		ns
tar	Column-Address Hold Time (referenced to RAS)	30	<u>—</u>	40	_	ns
trad	RAS to Column-Address Delay Time(11)	10	25	12	30	ns
tral	Column-Address to RAS Lead Time	25		30		ns
t RPC	RAS to CAS Precharge Time	5		5	_	ns
trsh	RAS Hold Time(27)	8	_	10	_	ns
tclz	CAS to Output in Low-Z(15, 29)	0	_	0		ns
t CRP	CAS to RAS Precharge Time(21)	5	_	5		ns
tod	Output Disable Time(19, 28, 29)	3	15	3	15	ns
toe	Output Enable Time(15, 16)	_	13	_	15	ns
toehc	OE HIGH Hold Time from CAS HIGH	5	_	5	_	ns
t OEP	OE HIGH Pulse Width	10		10		ns
toes	OE LOW to CAS HIGH Setup Time	5	_	5	_	ns
trcs	Read Command Setup Time(17, 20)	0		0	_	ns
trrh	Read Command Hold Time (referenced to RAS) ⁽¹²⁾	0	_	0	_	ns
tпсн	Read Command Hold Time (referenced to CAS)(12, 17, 21)	0	_	0	_	ns
twch	Write Command Hold Time(17, 27)	8	_	10		ns
twcr	Write Command Hold Time (referenced to RAS)(17)	40	_	50	_	ns
twp	Write Command Pulse Width(17)	8	_	10		ns
twpz	WE Pulse Widths to Disable Outputs	10	_	10		ns
trwL	Write Command to RAS Lead Time(17)	13	_	15	_	ns
tcwL	Write Command to CAS Lead Time(17, 21)	8	_	10	_	ns
twcs	Write Command Setup Time(14, 17, 20)	0	_	0		ns
t DHR	Data-in Hold Time (referenced to RAS)	40		40		ns

AC CHARACTERISTICS (Continued)(1,2,3,4,5,6)

(Recommended Operating Conditions unless otherwise noted.)

			50	-(-60		
Symbol	Parameter	Min.	Max.	Min.	Max.	Units	
t ach	Column-Address Setup Time to CAS Precharge during WRITE Cycle	15	_	15	_	ns	
tоен	OE Hold Time from WE during READ-MODIFY-WRITE cycle ⁽¹⁸⁾	8	_	10	_	ns	
tos	Data-In Setup Time(15, 22)	0	_	0	_	ns	
t DH	Data-In Hold Time(15, 22)	8	_	10	_	ns	
trwc	READ-MODIFY-WRITE Cycle Time	108	_	133	_	ns	
trwd	RAS to WE Delay Time during READ-MODIFY-WRITE Cycle(14)	64	_	77		ns	
tcwp	CAS to WE Delay Time(14, 20)	26	_	32	_	ns	
tawd	Column-Address to WE Delay Time(14)	39		47	_	ns	
tpc	EDO Page Mode READ or WRITE Cycle Time ⁽²⁴⁾	20	<u></u> -	25		ns	
trasp	RAS Pulse Width in EDO Page Mode	50	100K	60	100K	ns	
t CPA	Access Time from CAS Precharge(15)	_	30	_	35	ns	
tprwc	EDO Page Mode READ-WRITE Cycle Time ⁽²⁴⁾	56		68		ns	
tсон	Data Output Hold after CAS LOW	5	_	5	_	ns	
toff	Output Buffer Turn-Off Delay from CAS or RAS(13,15,19,29)	0	12	0	15	ns	
twnz	Output Disable Delay from WE	3	10	3	10	ns	
tclch	Last CAS going LOW to First CAS returning HIGH ⁽²³⁾	10		10	_	ns	
tcsr	CAS Setup Time (CBR REFRESH)(30, 20)	5	_	5		ns	
t chr	CAS Hold Time (CBR REFRESH)(30, 21)	8	_	10	_	ns	
tord	OE Setup Time prior to RAS during HIDDEN REFRESH Cycle	0	_	0	_	ns	
tref	Self Refresh Period (1,024 Cycles)	_	16	_	16	ms	
tr	Transition Time (Rise or Fall)(2, 3)	1	50	1	50	ns	

AC TEST CONDITIONS

Output load: two TTL Loads and 50pF (Vcc = $5.0V \pm 10\%$) one TTL Load and 50pF (Vcc = $3.3V \pm 10\%$)

Input timing reference levels: VIH = 2.4V, VIL = 0.8V (Vcc = $5.0V \pm 10\%$); VIH = 2.0V, VIL = 0.8V (Vcc = $3.3V \pm 10\%$)


Output timing reference levels: VOH = 2.0V, VOL = 0.8V ($VCC = 5V \pm 10\%$, $3.3V \pm 10\%$)

IS41C16100 IS41LV16100

- 1. An initial pause of 200 µs is required after power-up followed by eight RAS refresh cycle (RAS-Only or CBR) before proper device operation is assured. The eight RAS cycles wake-up should be repeated any time the tree refresh requirement is exceeded.
- Vi⊣ (MIN) and Vi∟ (MAX) are reference levels for measuring timing of input signals. Transition times, are measured between Vi⊣ and VIL (or between VIL and VIH) and assume to be 1 ns for all inputs.
- In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
- If \overline{CAS} and $\overline{RAS} = V_{H}$, data output is High-Z.
- If $\overline{CAS} = V_{L}$, data output may contain data from the last valid READ cycle.
- Measured with a load equivalent to one TTL gate and 50 pF.
- Assumes that tRCD ≤ tRCD (MAX). If tRCD is greater than the maximum recommended value shown in this table, tRAC will increase by the amount that trop exceeds the value shown.
- 8. Assumes that trcp ≥ trcp (MAX).
- 9. If CAS is LOW at the falling edge of RAS, data out will be maintained from the previous cycle. To initiate a new cycle and clear the data output buffer, CAS and RAS must be pulsed for top.
- 10. Operation with the trop (MAX) limit ensures that trac (MAX) can be met. trop (MAX) is specified as a reference point only; if trop is greater than the specified that (MAX) limit, access time is controlled exclusively by toac.
- 11. Operation within the trad (MAX) limit ensures that trod (MAX) can be met. trad (MAX) is specified as a reference point only; if trad is greater than the specified that (MAX) limit, access time is controlled exclusively by taa.
- 12. Either trich or trich must be satisfied for a READ cycle.
- 13. toff (MAX) defines the time at which the output achieves the open circuit condition; it is not a reference to VoH or VoL.
- 14. twos, trwb, tawb and towb are restrictive operating parameters in LATE WRITE and READ-MODIFY-WRITE cycle only. If twos ≥ twos (MIN), the cycle is an EARLY WRITE cycle and the data output will remain open circuit throughout the entire cycle. If tawb ≥ tawb (MIN), tawb ≥ tawb (MIN) and towb ≥ towb (MIN), the cycle is a READ-WRITE cycle and the data output will contain data read from the selected cell. If neither of the above conditions is met, the state of I/O (at access time and until CAS and RAS or OE go back to V⊮) is indeterminate. OE held HIGH and WE taken LOW after CAS goes LOW result in a LATE WRITE (OE-controlled) cycle.
- 15. Output parameter (I/O) is referenced to corresponding CAS input, I/O0-I/O7 by LCAS and I/O8-I/O15 by UCAS.
- 16. During a READ cycle, if OE is LOW then taken HIGH before CAS goes HIGH, I/O goes open. If OE is tied permanently LOW, a LATE WRITE or READ-MODIFY-WRITE is not possible.
- 17. Write command is defined as WE going low.

 18. LATE WRITE and READ-MODIFY-WRITE cycles must have both top and toeh met (OE HIGH during WRITE cycle) in order to ensure that the output buffers will be open during the WRITE cycle. The I/Os will provide the previously written data if CAS remains LOW and \overline{OE} is taken back to LOW after toeh is met.
- 19. The I/Os are in open during READ cycles once top or toff occur.
- 20. The first $\chi \overline{\text{CAS}}$ edge to transition LOW.
- 21. The last $\chi \overline{CAS}$ edge to transition HIGH.
- 22. These parameters are referenced to CAS leading edge in EARLY WRITE cycles and WE leading edge in LATE WRITE or READ-MODIFY-WRITE cycles.
- 23. Last falling $\chi \overline{CAS}$ edge to first rising $\chi \overline{CAS}$ edge.
- 24. Last rising $\chi \overline{CAS}$ edge to next cycle's <u>last</u> rising $\chi \overline{CAS}$ edge.
- 25. Last rising $\chi \overline{\text{CAS}}$ edge to first falling $\chi \overline{\text{CAS}}$ edge. 26. Each $\chi \overline{\text{CAS}}$ must meet minimum pulse width.
- 27. Last χČAS to go LOW.
- 28. I/Os controlled, regardless $\overline{\text{UCAS}}$ and $\overline{\text{LCAS}}$.
- 29. The 3 ns minimum is a parameter guaranteed by design.
- 30. Enables on-chip refresh and address counters.

READ CYCLE




Note:


1. toff is referenced from rising edge of \overline{RAS} or \overline{CAS} , whichever occurs last.



EARLY WRITE CYCLE (OE = DON'T CARE)




READ WRITE CYCLE (LATE WRITE and READ-MODIFY-WRITE Cycles)






EDO-PAGE-MODE READ CYCLE



Note:


1. tpc can be measured from falling edge of $\overline{\text{CAS}}$ to falling edge of $\overline{\text{CAS}}$, or from rising edge of $\overline{\text{CAS}}$ to rising edge of $\overline{\text{CAS}}$. Both measurements must meet the tpc specifications.

EDO-PAGE-MODE EARLY-WRITE CYCLE






EDO-PAGE-MODE READ-WRITE CYCLE (LATE WRITE and READ-MODIFY WRITE Cycles)



Note:

1. tpc can be measured from falling edge of $\overline{\text{CAS}}$ to falling edge of $\overline{\text{CAS}}$, or from rising edge of $\overline{\text{CAS}}$ to rising edge of $\overline{\text{CAS}}$. Both measurements must meet the tpc specifications.


EDO-PAGE-MODE READ-EARLY-WRITE CYCLE (Psuedo READ-MODIFY WRITE)






AC WAVEFORMS


READ CYCLE (With WE-Controlled Disable)




RAS-ONLY REFRESH CYCLE (OE, WE = DON'T CARE)



CBR REFRESH CYCLE (Addresses; WE, OE = DON'T CARE)



HIDDEN REFRESH CYCLE(1) (WE = HIGH; OE = LOW)



- 1. A Hidden Refresh may also be perfor<u>med</u> aft<u>er a Write Cycle</u>. In this case, $\overline{\text{WE}}$ = LOW and $\overline{\text{OE}}$ = HIGH.
- 2. toff is referenced from rising edge of RAS or CAS, whichever occurs last.



ORDERING INFORMATION: 5V Version

Commercial Range: 0°C to 70°C

Speed (ns)	Order Part No.	Package
50	IS41C16100-50K	400-mil SOJ
	IS41C16100-50T	400-mil TSOP (Type II)
60	IS41C16100-60K	400-mil SOJ
	IS41C16100-60T	400-mil TSOP (Type II)

ORDERING INFORMATION: 3.3V Version

Commercial Range: 0°C to 70°C

Speed (ns)	Order Part No.	Package
50	IS41LV16100-50K IS41LV16100-50T	400-mil SOJ 400-mil TSOP (Type II)
60	IS41LV16100-60K IS41LV16100-60T	400-mil SOJ 400-mil TSOP (Type II)



Integrated Silicon Solution, Inc.

2231 Lawson Lane Santa Clara, CA 95054

Fax: (408) 588-0806 Toll Free: 1-800-379-4774 http://www.issiusa.com