Quad 2-Input AND Gate

Military 10H504

ELECTRICALLY TESTED PER:
5962-8750401

The 10H504 is a quad 2-input **AND** gate. One of the gates has both **AND/NAND** outputs available.

This MECL 10H part is a functional/pinout duplication of the standard MECL 10K family part, with 100% improvement in propagation delay, and no increase in power-supply current.

- Propagation Delay, 1.0 ns Typical
- 55 mW Max/Gate (No Load)
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

AVAILABLE AS

1) JAN: N/A
2) SMD: 5962-8750401
3) 883: 10H504/BXAJC
X = CASE OUTLINE AS FOLLOWS:

PACKAGE: CERDIP: E
CERFLAT: F
LCC: 2

The letter "M" appears before the slash on LCC.

	PIN ASSIGNMENTS			
FUNCTION	**DIL**	**FLATS**	**LCC**	**BURN-IN (CONDITION C)**
V_{CC1}	1	5	2	GND
A_{OUT}	2	6	3	51 Ω to V_{TT}
B_{OUT}	3	7	4	51 Ω to V_{TT}
A_{IN}	4	8	5	GND
A_{IN}	5	9	7	GND
B_{IN}	6	10	8	GND
B_{IN}	7	11	9	GND
V_{EE}	8	12	10	V_{EE}
$\overline{D_{OUT}}$	9	13	12	51 Ω to V_{TT}
C_{IN}	10	14	13	GND
C_{IN}	11	15	14	GND
D_{IN}	12	16	15	GND
D_{IN}	13	1	17	GND
C_{OUT}	14	2	18	51 Ω to V_{TT}
D_{OUT}	15	3	19	51 Ω to V_{TT}
V_{CC2}	16	4	20	GND

BURN - IN CONDITIONS:
V_{TT} = – 2.0 V MAX/ – 2.2 V MIN
V_{EE} = – 5.7 V MAX/ – 5.2 V MIN



LOGIC DIAGRAM





NOTES

1. $t_r = t_f = 1.0$ ns ± 0.1 ns (20% - 80%).
2. $Z_{OUT} \approx 50\ \Omega$.
3. $P_{RF} = 1.0$ MHz ± 5.0%.
4. $t_p = 40$ ns ± 1.0 ns.

NOTES

1. Perform test in accordance with test table; each output is tested separately.
2. All input and output cables to the scope are equal lengths of 50 Ω coaxial cable. Wire length should be ≤ 0.250 inches (6.35 mm) from TP_{IN} to input pin and TP_{OUT} to output pin.
3. Outputs not under test should be connected to a 100 Ω resistor to ground.
4. * Applies to gate 4 only.



Figure 1. Switching Test Circuit and Waveforms

10H504
QUIESCENT LIMIT TABLE *

* ELECTRICAL CHARACTERISTICS

Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 100 Ω resistor to - 2.0 volts.

Test Temperature	Test Voltage Values (Volts)								
	V_{IH1}	V_{IL1}	V_{IH2}	V_{IL2}	P_{S1}	P_{S2}	V_{EE1}	V_{EE2}	V_{EEL}
T_A = 25 °C	-0.78	-1.95	-1.13	-1.480	+1.11	+0.31	-5.46	-4.94	-2.94
T_A = 125 °C	-0.65	-1.95	-0.96	-1.465	+1.24	+0.36	-5.46	-4.94	-2.94
T_A = -55 °C	-0.84	-1.95	-1.16	-1.510	+1.01	+0.28	-5.46	-4.94	-2.94

Symbol	Parameter	Limits						Units	TEST VOLTAGE APPLIED TO PINS BELOW						
	Functional Parameters:	+ 25 °C		+ 125 °C		- 55 °C			Pinouts referenced are for DIL package, check Pin Assignments V_{CC} = 0 V, Output Load = 100 Ω to - 2.0 V						
		Subgroup 1		Subgroup 2		Subgroup 3									
		Min	Max	Min	Max	Min	Max		V_{IH1}	V_{IL1}	V_{IH2}	V_{IL2}	V_{EE1}	V_{EE2}	V_{CC}	P.U.T.
V_{OH}	High Output Voltage	- 1.01	- 0.78	-0.86	- 0.65	- 1.06	- 0.84	V	4 - 7 10 - 13				8		1, 16	2, 3, 9, 14, 15
V_{OL}	Low Output Voltage	- 1.95	- 1.58	- 1.95	-1.565	- 1.95	- 1.61	V	4 - 7 10 - 13				8		1, 16	2, 3, 9, 14, 15
V_{OH1}	High Output Voltage	- 1.01	- 0.78	-0.86	- 0.65	- 1.06	- 0.84	V	4 - 7 10 - 13		4 - 7 10 - 13	12, 13	8	8	1, 16	2, 3, 9, 14, 15
V_{OL1}	Low Output Voltage	- 1.95	- 1.58	- 1.95	-1.565	- 1.95	-1.61	V	5 - 7 10 - 13		12, 13	4 - 7 10 - 13	8	8	1, 16	2, 3, 9, 14, 15
I_{EE}	Power Supply Current	- 35		- 39		- 39		mA					8		1, 16	8
I_{IH}	Input Current High		220		350		350	µA	5, 6 11, 12				8		1, 16	5, 6, 11, 12
I_{IH1}	Input Current High		265		425		425	µA	4, 7 10, 13				8		1, 16	4, 7, 10, 13
I_{IL}	Input Current Low	0.5		0.3		0.5		µA		4, 7, 10 12, 13				8	1, 16	4 - 7, 10 - 13

10H504
QUIESCENT LIMIT TABLE *

* ELECTRICAL CHARACTERISTICS

Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 100 Ω resistor to - 2.0 volts.

Test Temperature	Test Voltage Values (Volts)								
	V_{IH1}	V_{IL1}	V_{IH2}	V_{IL2}	P_{S1}	P_{S2}	V_{EE1}	V_{EE2}	V_{EEL}
T_A = 25 °C	-0.78	-1.95	-1.13	-1.480	+1.11	+0.31	-5.46	-4.94	-2.94
T_A = 125 °C	-0.65	-1.95	-0.96	-1.465	+1.24	+0.36	-5.46	-4.94	-2.94
T_A = -55 °C	-0.84	-1.95	-1.16	-1.510	+1.01	+0.28	-5.46	-4.94	-2.94

Symbol	Parameter	Limits						Units	TEST VOLTAGE APPLIED TO PINS BELOW					
	Functional Parameters:	+ 25 °C		+ 125 °C		- 55 °C			Pinouts referenced are for DIL package, check Pin Assignments V_{CC} = 2.0 V, Output Load = 100 Ω to GND					
		Subgroup 9		Subgroup 10		Subgroup 11								
		Min	Max	Min	Max	Min	Max		V_{IN}	V_{OUT}	V_{IH2}	V_{CC}	V_{EEL}	P.U.T.
t_{TLH}	Rise Time	0.3	1.5	0.6	1.65	0.3	1.4	ns	4	2	5	1, 16	8	3, 9, 14, 15
t_{THL}	Fall time	0.3	1.5	0.6	1.65	0.3	1.4	ns	4	2	5	1, 16	8	3, 9, 14, 15
t_{PHL}	Propagation Delay High to Low	0.55	1.9	0.45	1.9	0.4	1.7	ns	4	2	5	1, 16	8	3, 9, 14, 15
t_{PHH}	Propagation Delay High to High	0.5	1.7	0.55	1.8	0.4	1.55	ns	4	2	5	1, 16	8	2, 3, 9,14
t_{PLL}	Propagation Delay Low to Low	0.4	1.6	0.45	1.75	0.4	1.6	ns	4	2	5	1, 16	8	2, 3, 9,14, 15
t_{PLH}	Propagation Delay Low to High	0.4	1.4	0.45	1.7	0.4	1.4	ns	13	9	12	1, 16	8	2, 3, 9,14, 15