



Quad 2-Input AND Gate

ELECTRICALLY TESTED PER:
5962-8750401

The 10H504 is a quad 2-input **AND** gate. One of the gates has both **AND/NAND** outputs available.

This MECL 10H part is a functional/pinout duplication of the standard MECL 10K family part, with 100% improvement in propagation delay, and no increase in power-supply current.

- Propagation Delay, 1.0 ns Typical
- 55 mW Max/Gate (No Load)
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

FUNCTION	PIN ASSIGNMENTS			BURN-IN (CONDITION C)
	DIL	FLATS	LCC	
V _{CC1}	1	5	2	GND
A _{OUT}	2	6	3	51 Ω to V _{TT}
B _{OUT}	3	7	4	51 Ω to V _{TT}
A _{IN}	4	8	5	GND
A _{IN}	5	9	7	GND
B _{IN}	6	10	8	GND
B _{IN}	7	11	9	GND
V _{EE}	8	12	10	V _{EE}
$\overline{D}$ _{OUT}	9	13	12	51 Ω to V _{TT}
C _{IN}	10	14	13	GND
C _{IN}	11	15	14	GND
D _{IN}	12	16	15	GND
D _{IN}	13	1	17	GND
C _{OUT}	14	2	18	51 Ω to V _{TT}
D _{OUT}	15	3	19	51 Ω to V _{TT}
V _{CC2}	16	4	20	GND

BURN - IN CONDITIONS:

V_{TT} = - 2.0 V MAX/ - 2.2 V MIN

V_{EE} = - 5.7 V MAX/ - 5.2 V MIN

Military 10H504




AVAILABLE AS


- 1) JAN: N/A
 - 2) SMD: 5962-8750401
 - 3) 883: 10H504/BXAJC
- X = CASE OUTLINE AS FOLLOWS:**

PACKAGE: CERDIP: E
CERFLAT: F
LCC: 2

The letter "M" appears before the slash on LCC.



LOGIC DIAGRAM



2



- ## NOTES

-
- The diagram illustrates the timing characteristics of a 2-to-1 multiplexer. It shows three signals: V_{IN} , $V_{OUT}(Y)$, and $V_{OUT}(\bar{Y})$. The input V_{IN} transitions between two levels, $PS1$ and $PS2$. The output $V_{OUT}(Y)$ follows V_{IN} with a propagation delay t_{PLL} for a low-to-high transition and t_{PHH} for a high-to-low transition. The output $V_{OUT}(\bar{Y})$ is the complement of $V_{OUT}(Y)$, with propagation delays t_{PLH} and t_{PHL} . The diagram also shows the setup and hold times for the output signals, t_{THL} and t_{TLH} , and the rise and fall times, t_r and t_f .

Figure 1. Switching Test Circuit and Waveforms

10H504 QUIESCENT LIMIT TABLE *

* ELECTRICAL CHARACTERISTICS

Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 100 Ω resistor to -2.0 volts.

Test Temperature	Test Voltage Values (Volts)									
	V _{IH1}	V _{IL1}	V _{IH2}	V _{IL2}	PS1	PS2	VEE1	VEE2	VEEL	VEEL
T _A = 25 °C	-0.78	-1.95	-1.13	-1.480	+1.11	+0.31	-5.46	-4.94	-2.94	-2.94
T _A = 125 °C	-0.65	-1.95	-0.96	-1.465	+1.24	+0.36	-5.46	-4.94	-2.94	-2.94
T _A = -55 °C	-0.84	-1.95	-1.16	-1.510	+1.01	+0.28	-5.46	-4.94	-2.94	-2.94

Symbol	Parameter	Limits						Units	TEST VOLTAGE APPLIED TO PINS BELOW									
		+ 25 °C		+ 125 °C		- 55 °C			Pinouts referenced are for DIL package, check Pin Assignments VCC = 0 V, Output Load = 100 Ω to - 2.0 V									
		Subgroup 1		Subgroup 2		Subgroup 3												
		Min	Max	Min	Max	Min	Max		V _{IH1}	V _{IL1}	V _{IH2}	V _{IL2}	V _{EE1}	V _{EE2}	V _{CC}	P.U.T.		
V _{OH}	High Output Voltage	- 1.01	- 0.78	- 0.86	- 0.65	- 1.06	- 0.84	V	4 - 7 10 - 13					8		1, 16	2, 3, 9, 14, 15	
V _{OL}	Low Output Voltage	- 1.95	- 1.58	- 1.95	- 1.565	- 1.95	- 1.61	V	4 - 7 10 - 13					8		1, 16	2, 3, 9, 14, 15	
V _{OH1}	High Output Voltage	- 1.01	- 0.78	- 0.86	- 0.65	- 1.06	- 0.84	V	4 - 7 10 - 13		4 - 7 10 - 13	12, 13		8	8	1, 16	2, 3, 9, 14, 15	
V _{OL1}	Low Output Voltage	- 1.95	- 1.58	- 1.95	- 1.565	- 1.95	- 1.61	V	5 - 7 10 - 13		12, 13	4 - 7 10 - 13		8	8	1, 16	2, 3, 9, 14, 15	
I _{EE}	Power Supply Current	- 35		- 39		- 39		mA						8		1, 16	8	
I _{IH}	Input Current High		220		350		350	μA	5, 6 11, 12					8		1, 16	5, 6, 11, 12	
I _{IH1}	Input Current High		265		425		425	μA	4, 7 10, 13					8		1, 16	4, 7, 10, 13	
I _{IL}	Input Current Low	0.5		0.3		0.5		μA		4, 7, 10 12, 13					8	1, 16	4 - 7, 10 - 13	

10H504 QUIESCENT LIMIT TABLE *

* ELECTRICAL CHARACTERISTICS

Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 100 Ω resistor to - 2.0 volts.

Test Temperature	Test Voltage Values (Volts)									
	V _{IH1}	V _{IL1}	V _{IH2}	V _{IL2}	PS1	PS2	VEE1	VEE2	VEEL	
T _A = 25 °C	-0.78	-1.95	-1.13	-1.480	+1.11	+0.31	-5.46	-4.94	-2.94	
T _A = 125 °C	-0.65	-1.95	-0.96	-1.465	+1.24	+0.36	-5.46	-4.94	-2.94	
T _A = -55 °C	-0.84	-1.95	-1.16	-1.510	+1.01	+0.28	-5.46	-4.94	-2.94	

Symbol	Parameter	Limits						Units	TEST VOLTAGE APPLIED TO PINS BELOW					
	Functional Parameters:	+ 25 °C		+ 125 °C		- 55 °C			Pinouts referenced are for DIL package, check Pin Assignments V _{CC} = 2.0 V, Output Load = 100 Ω to GND					
		Subgroup 9		Subgroup 10		Subgroup 11								
		Min	Max	Min	Max	Min	Max							
t _{TLH}	Rise Time	0.3	1.5	0.6	1.65	0.3	1.4	ns	V _{IN}	V _{OUT}	V _{IH2}	V _{CC}	VEEL	P.U.T.
t _{THL}	Fall time	0.3	1.5	0.6	1.65	0.3	1.4	ns	4	2	5	1, 16	8	3, 9, 14, 15
t _{PHL}	Propagation Delay High to Low	0.55	1.9	0.45	1.9	0.4	1.7	ns	4	2	5	1, 16	8	3, 9, 14, 15
t _{PHH}	Propagation Delay High to High	0.5	1.7	0.55	1.8	0.4	1.55	ns	4	2	5	1, 16	8	2, 3, 9, 14
t _{PLL}	Propagation Delay Low to Low	0.4	1.6	0.45	1.75	0.4	1.6	ns	4	2	5	1, 16	8	2, 3, 9, 14, 15
t _{PLH}	Propagation Delay Low to High	0.4	1.4	0.45	1.7	0.4	1.4	ns	13	9	12	1, 16	8	2, 3, 9, 14, 15